×

Virtual integrated software testbed for avionics

  • US 5,541,863 A
  • Filed: 09/30/1994
  • Issued: 07/30/1996
  • Est. Priority Date: 09/30/1994
  • Status: Expired due to Fees
First Claim
Patent Images

1. An avionics software test apparatus comprising:

  • a flight management system (FMS) module for emulating a predetermined flight management system on an aircraft, said flight management system module utilizing software included in a predetermined flight management system and generating in real-time simulated FMS bus signals;

    a primary flight display (PFD) module for emulating a predetermined PFD on an aircraft, said primary flight display module utilizing software included in said PFD and generating in real-time simulated PFD bus signals;

    a control display unit (CDU) module for emulating a predetermined CDU on an aircraft, said control display unit module utilizing software included in said CDU and generating in real-time simulated CDU bus signal;

    a multifunctional display (MFD) module for emulating a predetermined MFD on an aircraft, said multifunctional display module utilizing software in said MFD and generating in real-time simulated MFD bus signals;

    a bus module for emulating a predetermined bus on an aircraft;

    a bus breakout panel for receiving line replaceable unit hardware from a predetermined aircraft;

    a test hardware bus;

    a host computer for operating a control module which exercises distributed control over and synchronizing the operation of said flight management system module, said primary flight display module, said control display unit module, said multifunctional display module and said bus module, a bus interface unit coupled to said host computer for converting said simulated FMS bus signals, said simulated PFD signals, said simulated CDU bus signals and said simulated MFD bus signals to actual signals on said test hardware bus;

    an avionics line replaceable unit (LRU) with real-time embedded software therein coupled to said test bus for receiving said actual signals from and providing target hardware signals to said test hardware bus.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×