Data output buffer with latch up prevention
First Claim
1. A data output buffer, comprising:
- a pull-up transistor having an N-type well and transferring a supply voltage from a supply voltage source to an output line in response to a logic state of data from an input line;
switching means for switching the supply voltage from the supply voltage source to the N-type well of the pull-up transistor in response to a voltage on the output line; and
feedback means for feeding the voltage on the output line back to the N-type well of the pull-up transistor when the voltage on the output line is higher than the supply voltage from the supply voltage source;
wherein the feedback means includes a PMOS transistor having a gate connected to the supply voltage source, a drain connected to the N-type well of the pull-up transistor, and a source connected to the output line; and
the PMOS transistor has a threshold voltage lower than a voltage for turning on a junction between a drain and the N-type well of the pull-up transistor.
1 Assignment
0 Petitions
Accused Products
Abstract
A data output buffer comprising a pull-up transistor having an N type-well, the pull-up transistor transferring a supply voltage from a supply voltage source to an output line in response to a logic state of data from an input line, a first PMOS transistor for switching the supply voltage from the supply voltage source to the N type-well of the pull-up transistor in response to a voltage on the output line, and a second PMOS transistor for feeding the voltage on the output line back to the N type-well of the pull-up transistor when the voltage on the output line is higher than the supply voltage from the supply voltage source. According to the present invention, the voltage on the output line can be prevented from being latched up to the supply voltage source when it is higher than the supply voltage from the supply voltage source. Therefore, the data output buffer has an enhanced operation speed and a minimized occupying area in a semiconductor integrated circuit device.
25 Citations
1 Claim
-
1. A data output buffer, comprising:
-
a pull-up transistor having an N-type well and transferring a supply voltage from a supply voltage source to an output line in response to a logic state of data from an input line; switching means for switching the supply voltage from the supply voltage source to the N-type well of the pull-up transistor in response to a voltage on the output line; and feedback means for feeding the voltage on the output line back to the N-type well of the pull-up transistor when the voltage on the output line is higher than the supply voltage from the supply voltage source; wherein the feedback means includes a PMOS transistor having a gate connected to the supply voltage source, a drain connected to the N-type well of the pull-up transistor, and a source connected to the output line; and the PMOS transistor has a threshold voltage lower than a voltage for turning on a junction between a drain and the N-type well of the pull-up transistor.
-
Specification