Low voltage flash EEPROM C-cell using fowler-nordheim tunneling
First Claim
1. An electrically programmable, non-volatile memory cell arrangement, in a semiconductor substrate, comprising:
- a first doped region in said substrate of a first conductivity type, havinga central portion, andfirst, second, third and fourth source/drain portions extending outwardly from said central portion;
second, third, fourth and fifth doped regions in said substrate of said first conductivity type, being disposed adjacent to and separated from, by a second conductivity type region forming a channel therebetween, said first, second, third and fourth source/drain portions, respectively;
a first floating gate structure and a second floating gate structure disposed on top of said channels formed between said first source/drain portion and said second doped region, and said second source/drain portion and said third doped region, respectively, and a first control gate structure and a second control gate structure disposed on top of said first and said second floating gate structures, respectively, forming a first storage transistor and a second storage transistor operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said second doped region and said third doped region, respectively; and
a third and a fourth floating gate structure disposed on top of said channels formed between said third source/drain portion and said fourth doped region, and said fourth source/drain portion and said fifth doped region, respectively, and third and fourth control gate structures disposed on top of said third and said fourth floating gate structures, respectively, forming a third storage transistor and a fourth storage transistor operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said third source/drain portion and said fourth source/drain portion, respectively.
0 Assignments
0 Petitions
Accused Products
Abstract
A low voltage flash EEPROM X-Cell includes an array of memory cell transistors (24) that constitute asymmetric floating gate memory cells wherein programming is achieved on only one side of the memory cells (24). The programming side of each of the memory cells (24) is connected to one of a plurality of Column Lines (28) at nodes (30). Each node (30) shares the programming side of two of the memory cells (24) and the non-programming side of two of the memory cells (24). The control gates of each of the memory cells (24) are connected to Word Lines (26) associated with rows of the array. To Flash Write all of the memory cells (24), the Column Lines (38) are connected to a negative medium voltage and the row lines (26) are connected to a positive medium voltage. To selectively erase one of the memory cells (24), the Column Line (28) associated with the programming side of the select memory cell transistor is connected to a positive medium voltage and the associated line (26) is connected to a positive Read voltage. The remaining Word Lines are connected to a negative Read voltage and the remaining Column Lines (28) are connected to a zero volt level.
-
Citations
6 Claims
-
1. An electrically programmable, non-volatile memory cell arrangement, in a semiconductor substrate, comprising:
-
a first doped region in said substrate of a first conductivity type, having a central portion, and first, second, third and fourth source/drain portions extending outwardly from said central portion; second, third, fourth and fifth doped regions in said substrate of said first conductivity type, being disposed adjacent to and separated from, by a second conductivity type region forming a channel therebetween, said first, second, third and fourth source/drain portions, respectively; a first floating gate structure and a second floating gate structure disposed on top of said channels formed between said first source/drain portion and said second doped region, and said second source/drain portion and said third doped region, respectively, and a first control gate structure and a second control gate structure disposed on top of said first and said second floating gate structures, respectively, forming a first storage transistor and a second storage transistor operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said second doped region and said third doped region, respectively; and a third and a fourth floating gate structure disposed on top of said channels formed between said third source/drain portion and said fourth doped region, and said fourth source/drain portion and said fifth doped region, respectively, and third and fourth control gate structures disposed on top of said third and said fourth floating gate structures, respectively, forming a third storage transistor and a fourth storage transistor operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said third source/drain portion and said fourth source/drain portion, respectively. - View Dependent Claims (2, 3, 4)
-
-
5. An electrically programmable, non-volatile memory cell array, in a semiconductor substrate, comprising a plurality of memory cell arrangements, each of said arrangements comprising:
-
a first doped region in said substrate of a first conductivity type, having a central portion, and first, second, third and fourth source/drain portions extending outwardly from said central portion; second, third, fourth and fifth doped regions in said substrate of said first conductivity type, being disposed adjacent to and separated from, by a second conductivity type region forming a channel therebetween, said first, second, third and fourth source/drain portions, respectively; a first and a second floating gate structure disposed on top of said channels formed between said first source/drain portion and said second doped region, and said second source/drain portion and said third doped region, respectively, and first and second control gate structures disposed on top of said first and said second floating gate structures, respectively, forming first and second storage transistors operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said second doped region and said third doped region, respectively; and a third and a fourth floating gate structure disposed on top of said channels formed between said third source/drain portion and said fourth doped region, and said fourth source/drain portion and said fifth doped region, respectively, and third and fourth control gate structures disposed on top of said third and said fourth floating gate structures, respectively, forming third and fourth storage transistors operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said third source/drain portion and said fourth source/drain portion, respectively; wherein said memory cell arrangements are arranged in an array and interconnected such that the second, third, fourth and fifth doped region of one such arrangement comprises a source/drain portion of a different one of four such arrangements adjacent to such one arrangement.
-
-
6. An electrically programmable, non-volatile memory cell arrangement, in a semiconductor substrate, for use in an array, comprising:
-
a first doped region in said substrate of a first conductivity type, having a central portion, first and second drain portions extending outwardly from said central portion, and first and second source portions extending outwardly from said central portion; second, third, fourth and fifth doped regions in said substrate of said first conductivity type, being disposed adjacent to and separated from, by a second conductivity type region forming a channel therebetween, said first and second drain portions and said first and second source portions, respectively; a first and a second floating gate structure disposed on top of said channels formed between said first drain portion and said second doped region, and said second drain portion and said third doped region, respectively, and first and second control gate structures disposed on top of said first and said second floating gate structures, respectively, forming first and second storage transistors operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said second doped region and said third doped region, respectively; and a third and a fourth floating gate structure disposed on top of said channels formed between said first source portion and said fourth doped region, and said second source portion and said fifth doped region, respectively, and third and fourth control gate structures disposed on top of said third and said fourth floating gate structures, respectively, forming third and fourth storage transistors operable to be programmed by Fowler-Nordheim tunneling from only the side of said channels closest to said first source portion and said second source portion, respectively.
-
Specification