Protected three-pin mosgated power switch with separate input reset signal level

• US 5,563,759 A
• Filed: 04/11/1995
• Issued: 10/08/1996
• Est. Priority Date: 04/11/1995
• Status: Expired due to Term

• Current Assignee: International Rectifier Corporation (Infineon Technologies AG)
• Original Assignee: International Rectifier Corporation (Infineon Technologies AG)
• Inventors: Nadd, Bruno C.
• Primary Examiner(s): Gaffin, Jeffrey A.
• Assistant Examiner(s): SHERRY, MICHAEL JUDE
• Application Number:
  US08/420,193
• Time in Patent Office: 546 Days
• Field of Search: 361/98, 361/100-101, 361/103, 361/18, 327/403-405, 327/408, 327/415-417, 323/274-277, 323/282-285
• US Class Current: 361/101
• CPC Class Codes: H03K 17/0822 in field-effect transistor switches
• CPC Class Codes: H03K 17/0828 in composite switches

Abstract

A three-terminal Smart Power MOSgated device has short circuit, over-temperature and over-voltage protection and the like. The control circuit and the protective circuits are powered from an input or control pin connected to a microprocessor. The output of the microprocessor is connected to a resistive divider circuit such that three potentials can be selectively produced at the divider mode, and comprise an on-level signal, an off-level signal and a reset level signal respectively. The control circuit contains an R-S latch which turns on in the absence of a fault signal to connect the on and off signal levels to the MOSgated device. During a fault, the R-S latch disconnects the control circuit input from the MOSgated device, and is reset only by the reset level signal which is distinct from the off signal level which is incapable of resetting the R-S latch.

Claims

1. A control circuit for a power MOSgated circuit;

said power MOSgated circuit having first and second main terminal pins and an input terminal pin whereby said input terminal pin controls the switching on and off of said power MOSgated circuit between its said main terminal pins;

said power MOSgated circuit including a MOSgated power device having first and second main electrodes connected to said first and second terminal pins and a gate electrode;

said control circuit including protective circuit means for monitoring at least one operating condition of said MOSgated power device and for turning off said MOSgated power device when said operating condition exceeds a given value;

said control circuit further including at least a first control MOSFET means coupled between said input terminal pin and said gate electrode for controlling the turn on and turn off of said MOSgated power device when a turn-on signal is applied to said input terminal pin;

first circuit means coupling said input terminal pin to said control MOSFET means to turn on and off said first control MOSFET means and said MOSgated power device in response to signals of first and second voltage magnitudes respectively;

a resettable latch circuit means having an input coupled to said protective circuit means and an output coupled to said first control MOSFET means whereby said latch means is switched to a first latch condition in response to an output of said protective circuit means thereby to disable said first control MOSFET means so that said MOSgated power device turns off; and

means coupling said resettable latch means to said input of said latch means for resetting said latch means in response to a signal of a third voltage magnitude which is lower than the lowest of said first and second voltage magnitudes, whereby said power MOSgated circuit is respectively turned on and off and is reset after a fault by three respective signals of first, second and third voltages which are distinguishable from one another applied to said input terminal pin.

2. The circuit of claim 1 wherein said power MOSgated circuit is housed in a three-pin TO 220 style package.

3. The circuit of claim 1 wherein said protective circuit means includes a current measuring circuit and a temperature measuring circuit.

4. The circuit of claim 1 wherein said control circuit includes a second control MOSFET connected between said gate electrode and one of said main electrodes of said MOSgated power device whereby the conduction of said second MOSFET turns off said MOSgated power device;

said second control MOSFET being coupled to said input terminal pin and to said latch means such that when said first control MOSFET means is on or off, said second control MOSFET is off or on, respectively.

5. The control circuit of claim 1 wherein said latch circuit means is an R-S latch.

6. The control circuit of claim 1 wherein said first, second and third voltages have different voltage magnitudes of about 5 volts, about 2 volts, and about 0 volt, respectively.

7. The control circuit of claim 1 wherein said first circuit means includes a Schmitt trigger.

8. The control circuit of claim 4 wherein said first circuit means includes a Schmitt trigger.

9. The control circuit of claim 8 wherein said first circuit means further includes an inverter circuit having an input connected to the output of said Schmitt trigger and to the gate of said first control MOSFET means and an output connected to the gate of said second control MOSFET.

10. The control circuit of claim 9 which further includes an AND circuit having a first input connected to the output of said Schmitt trigger, a second input connected to an output of said latch circuit means, and an output connected to said input of said inverter circuit.

11. The circuit of claim 1 which further includes an input circuit connected to said input terminal pin;

said input circuit having means for selectively producing said first, second and third signal voltages;

said input circuit including first and second output ports each selectively switchable between first and second respective voltage outputs and a resistive divider circuit connected across said first and second output ports and having a node connected to said input terminal pin.

12. The circuit of claim 11, wherein the resistance values of said divider circuit are different on opposite sides of said node.