Network interface
First Claim
Patent Images
1. A network interface of a serial bus having at least a first bus line and a second bus line, comprising a differential receiver;
- at least a first input line and a second input line to which said differential receiver is connected, each of said input lines being connected to one of the bus lines;
means for recognizing error states in a digital transmission of data via the bus;
first further means which set a magnitude of a voltage difference between said two input lines (RX0, RX1) during error-free operation to a different magnitude for both bit levels;
second further means which set said first input line (RX1) to a first terminal potential UK0 in accordance with the formula;
space="preserve" listing-type="equation">UK0=(U.sub.RX1 (dom)+U.sub.RX1 (rec))/2if the bus line connected to said first input line (RX1) is in an error state, said second further means setting said second input line (RX0) to a second terminal potential UK1 in accordance with the formula;
space="preserve" listing-type="equation">UK1=(U.sub.RX0 (dom)+U.sub.RX0 (rec))/2if the bus line connected to said second input line (RX0) is in an error state, said first and second terminal potentials being different from each other such that URX1 (dom) and URX1 (rec) represent a respective input potential for one of the two bit levels on said first input line, and URX0 (dom) and URX0 (rec) represent a respective input potential for one of the two bit levels on said second input line.
1 Assignment
0 Petitions
Accused Products
Abstract
A network interface is designed for two-wire reception via a serial bus and has a differential receiver which is connected to input lines. The network interface likewise has an element for recognizing error states on the bus lines. It is designed such that it changes into single-wire operation after recognizing the error state, in order to maintain the data traffic. In this case, one input line is connected to a fixed terminal potential. The terminal potential is in this case selected such that the magnitude of the potential difference between the two input lines is the same for both bit levels.
-
Citations
8 Claims
-
1. A network interface of a serial bus having at least a first bus line and a second bus line, comprising a differential receiver;
- at least a first input line and a second input line to which said differential receiver is connected, each of said input lines being connected to one of the bus lines;
means for recognizing error states in a digital transmission of data via the bus;
first further means which set a magnitude of a voltage difference between said two input lines (RX0, RX1) during error-free operation to a different magnitude for both bit levels;
second further means which set said first input line (RX1) to a first terminal potential UK0 in accordance with the formula;
space="preserve" listing-type="equation">UK0=(U.sub.RX1 (dom)+U.sub.RX1 (rec))/2if the bus line connected to said first input line (RX1) is in an error state, said second further means setting said second input line (RX0) to a second terminal potential UK1 in accordance with the formula;
space="preserve" listing-type="equation">UK1=(U.sub.RX0 (dom)+U.sub.RX0 (rec))/2if the bus line connected to said second input line (RX0) is in an error state, said first and second terminal potentials being different from each other such that URX1 (dom) and URX1 (rec) represent a respective input potential for one of the two bit levels on said first input line, and URX0 (dom) and URX0 (rec) represent a respective input potential for one of the two bit levels on said second input line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
- at least a first input line and a second input line to which said differential receiver is connected, each of said input lines being connected to one of the bus lines;
Specification