×

IC comprising functional blocks for which a mask pattern is patterned according to connection and placement data

  • US 5,576,969 A
  • Filed: 03/09/1994
  • Issued: 11/19/1996
  • Est. Priority Date: 03/09/1993
  • Status: Expired due to Fees
First Claim
Patent Images

1. A semiconductor integrated circuit, comprising:

  • polycell functional blocks for which a mask pattern is patterned by an automatic placement and routing digital computer in accordance with a layout design,each polycell functional block comprising a plurality of macroblocks,each macroblock comprising a plurality of basic cells having a substantially common height,said mask pattern being determined based on connection data of said macroblocks in each of said functional blocks and based on placement data of said basic cells in each of said functional blocks corresponding to said connection data,wherein said placement data includes a physical arrangement of each of said basic cells relative to other of said basic cells and a physical arrangement of said macroblocks relative to each other,wherein each of said basic cells is rectangular in shape,wherein at least one of said functional blocks has a bit-sliced structure in which at least a predetermined number of said macroblocks comprise a plurality of basic cells, each of said basic cells having a common bit width of a plurality of bits and each being placed throughout said macroblocks of said at least one of said functional blocks, in accordance with common placement data, andwherein said common placement data is used to configure said at least one of said functional blocks to achieve a narrowest allowable connection distance among said basic cells and a narrowest allowable layout area of said at least one of said functional blocks.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×