Analog-to-digital converting arrangement
First Claim
1. An arrangement for converting a high-frequency analog input signal into a series of digital signals on-line with high sampling rate, including:
- a. several computing channels (1.1 to 1.k+n;
SA-ADC) for providing a digital signal from an analog input;
b. a multiplexing means (3) having several inputs, each input being connected to an individual computing channel output;
c. a timing circuit (4) controlling cyclically in a clock signal rate and in a prescribed order one at the time of the computing channels to receive the current analog value of the analog input signal and also to control the multiplexing means (3) to place on its output one at the time of the digital outputs of the several computing channels;
d. all the computing channels comprising means for computing the digital value of its received analog value during a digitizing phase simultaneously but skewed in relation to the other computing channels;
whereine. each of said several computing channels (1.1 to 1.k+n;
SA-ADC) includes a sample-and-hold means (5), to which the analog input signal and at least one successive approximating analog-to-digital converter (SA-ADC) is connected, and each computing channel is adapted to have an auto-zeroing phase for auto-zero its comparator means before the beginning of the digitizing phase; and
wherein the number of computing channels corresponds to the number of clock signals needed for completing a period of an auto-zeroing phase and a digitizing phase in each one of the computing channels;
f. a common reference voltage generator (2) is provided having a multiline output having a different reference voltage on each line of the multiline output; and
g. all the computing channels having at least one multiline input connected in common to the multiline output of the voltage generator.
6 Assignments
0 Petitions
Accused Products
Abstract
An analog-to-digital arrangement for A/D converting a high-frequency analog input signal into a series of digital signals on-line with high sampling rate. It includes several computing channels for providing a digital signal from an analog input, each including a sample-and-hold means, to which the analog input signal is connected, a multiplexing means having several inputs, each input being connected to an individual computing channel output, and, a timing circuit controlling cyclically in a clock signal rate and in a prescribed order one at the time of the sample-and-hold means to hold the current analog value of the analog input signal and also to control the multiplexing means to place on its output one at the time of the digital outputs of the several computing channels. All the computing channels compute the digital value of the analog value held in its sample-and-hold means during a digitizing phase simultaneously but skewed in relation to the other computing channels.
46 Citations
8 Claims
-
1. An arrangement for converting a high-frequency analog input signal into a series of digital signals on-line with high sampling rate, including:
-
a. several computing channels (1.1 to 1.k+n;
SA-ADC) for providing a digital signal from an analog input;b. a multiplexing means (3) having several inputs, each input being connected to an individual computing channel output; c. a timing circuit (4) controlling cyclically in a clock signal rate and in a prescribed order one at the time of the computing channels to receive the current analog value of the analog input signal and also to control the multiplexing means (3) to place on its output one at the time of the digital outputs of the several computing channels; d. all the computing channels comprising means for computing the digital value of its received analog value during a digitizing phase simultaneously but skewed in relation to the other computing channels;
whereine. each of said several computing channels (1.1 to 1.k+n;
SA-ADC) includes a sample-and-hold means (5), to which the analog input signal and at least one successive approximating analog-to-digital converter (SA-ADC) is connected, and each computing channel is adapted to have an auto-zeroing phase for auto-zero its comparator means before the beginning of the digitizing phase; and
wherein the number of computing channels corresponds to the number of clock signals needed for completing a period of an auto-zeroing phase and a digitizing phase in each one of the computing channels;f. a common reference voltage generator (2) is provided having a multiline output having a different reference voltage on each line of the multiline output; and g. all the computing channels having at least one multiline input connected in common to the multiline output of the voltage generator. - View Dependent Claims (2, 3, 4)
-
-
5. An arrangement for converting a high-frequency analog input signal into a series of digital signals on-line with high sampling rate, including:
-
a. several computing channels (1.1 to 1.k+n;
SA-ADC) for providing a digital signal from an analog input;b. a multiplexing means (3) having several inputs, each input being connected to an individual computing channel output; c. a timing circuit (4) controlling cyclically in a clock signal rate and in a prescribed order one at the time of the computing channels to receive the current analog value of the analog input signal and also to control the multiplexing means (3) to place on its output one at the time of the digital outputs of the several computing channels; d. all the computing channels comprising means for computing the digital value of its received analog value during a digitizing phase simultaneously but skewed in relation to the other computing channels;
whereine. each of said several computing channels (1.1 to 1.k+n;
SA-ADC) includes a sample-and-hold means (5), to which the analog input signal and at least one successive approximating analog-to-digital converter (SA-ADC) is connected, and each successive approximating analog-to-digital converter (SA-ADC) includes a digital-to-analog converter means (8;
10) having two multiline inputs, of which one is connected to the multiline output of the voltage generator, a comparing means to compare the outputs of the sample-and-hold circuit and from the digital-to-analog converter and a shift register having a multiline digital output connected to the second multiline input of the digital-to-analog converter means and to the multiplexing means, the common reference voltage generator is divided into at least two parts (13,14), each part providing differently resoluted reference voltages, comprising coarse and fine reference voltages when two parts are provided; and
wherein the digital-to-analog converting means in each computing channel includes a switch group (Sc,Sf) for each part of reference voltages, a summation circuit (11) to add the reference voltages from all the parts together, and a logic controller (12) to control the switches in the different parts;f. a common reference voltage generator (2) is provided having a multiline output having a different reference voltage on each line of the multiline output; and g. all the computing channels having at least one multiline input connected in common to the multiline output of the voltage generator. - View Dependent Claims (6, 7)
-
-
8. An arrangement for converting a high-frequency analog input signal into a series of digital signals on-line with high sampling rate, including:
-
a. several computing channels (1.1 to 1.k+n;
SA-ADC) for providing a digital signal from an analog input;b. a multiplexing means (3) having several inputs, each input being connected to an individual computing channel output; c. a timing circuit (4) controlling cyclically in a clock signal rate and in a prescribed order one at the time of the computing channels to receive the current analog value of the analog input signal and also to control the multiplexing means (3) to place on its output one at the time of the digital outputs of the several computing channels; d. all the computing channels comprising means for computing the digital value of its received analog value during a digitizing phase simultaneously but skewed in relation to the other computing channels;
whereine. each of said several computing channels (1.1 to 1.k+n;
SA-ADC) includes a sample-and-hold means (5), to which the analog input signal and at least one successive approximating analog-to-digital converter (SA-ADC) is connected, the sample-and-hold circuit in each computing channel includes a signal-controlled set buffer controlling a normally non-conducting switch transistor (Ss) to be conducting during a set signal from the timing circuit (4), a sampling capacitor (Cs) in series with the switch transistor, and the emitter-collector path of a dummy transistor (Sd) provided between the switch transistor and the sampling capacitor;f. a common reference voltage generator (2) is provided having a multiline output having a different reference voltage on each line of the multiline output; and g. all the computing channels having at least one multiline input connected in common to the multiline output of the voltage generator.
-
Specification