×

Safe system provided with neural circuit

  • US 5,586,220 A
  • Filed: 05/18/1994
  • Issued: 12/17/1996
  • Est. Priority Date: 09/09/1991
  • Status: Expired due to Fees
First Claim
Patent Images

1. An electronic fail-safe emergency shut-down control circuit comprising an input circuit, a first signal processing circuit in which information is stored beforehand relating to extreme values which input signals are permitted to reach, and an output circuit which generates a shut-off signal when one of said extreme values in said first signal processing circuit is exceeded, whereby a component controlled by said control circuit is placed in a safe state, whereinthe first signal processing circuit includes at least one neural network configured from very large numbers of mutually connected neurons operating in real-time on a large scale in parallel as integrators, with said at least one neural network in said first signal processing circuit implemented in hardware and wherein said extreme values are distributed over the neurons, said neurons being voltaically separated from each other to prevent common cause failure;

  • further including a second signal processing circuit in which information is stored relating to extreme values of permitted changes in the time of the output signals, wherein when one of said extreme values in said second signal processing circuit is exceeded the output circuit generates an alarm signal which can control an alarm signalling device;

    wherein the second signal processing circuit includes at least one neural network configures from very large numbers of mutually connected neurons operating in real-time in parallel as integrators, with said at least one neural network in said second signal processing circuit implemented in hardware and wherein said extreme values are distributed over the neurons; and

    wherein the input circuit includes a digital signal input filter, the output of which is connected to a digital-to-digital converter, the output of the digital-to-digital converter being connected to the first signal processing circuit and to the second signal processing circuit, and a first analog signal input filter, the output of which is connected to a first on-line dynamic sensor validation unit, the output of the first validation unit being connected to a trip-amplifier, and the output of the trip-amplifier being connected to a first signal processing unit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×