×

Method and apparatus for the reduction of tablewalk latencies in a translation look aside buffer

  • US 5,586,283 A
  • Filed: 10/07/1993
  • Issued: 12/17/1996
  • Est. Priority Date: 10/07/1993
  • Status: Expired due to Term
First Claim
Patent Images

1. In a computer system comprising a processor and memory, wherein accesses to memory are performed by issuing a virtual address to memory, an apparatus for performing a translation from a virtual address to a physical address comprising:

  • a translation look aside buffer comprising;

    a page table memory comprising a plurality of levels of a page table, an initial level of the page table being identified as a root level, said page table memory storing page table pointers (PTPs) which provide a base address of a table in a next higher level of a page table and page table entries (PTEs) which provide information to translate the virtual address to the physical address;

    a tag memory comprising tags, said tags comprising identification of PTEs and PTPs, said tags further comprising virtual PTP tags for PTPs located in at least one predetermined higher level that is higher than the root level, said tags providing a pointer to a corresponding entry in the page table;

    a select mechanism coupled to receive the virtual address and context of the memory access, said select mechanism generating a compare virtual PTP tag if a TLB miss occurs when trying to access a tag identifying a PTE corresponding to the virtual address, said compare virtual PTP tag generated from the context of the memory address and a predetermined portion of the virtual address, said compare virtual PTP tag compared to stored virtual PTP tags stored in the tag memory such that if the compared virtual PTP tag and one of the stored virtual PTP tags match, the select mechanism provides a pointer to the corresponding PTP at the predetermined higher level of the page table without performing a page table walk initiating at the root level through the lower level page tables;

    wherein the time expended for performing a page table walk is minimized.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×