Process for manufacturing a stacked integrated circuit package
First Claim
Patent Images
1. A method of fabricating a semiconductor memory module comprising the steps of:
- providing first and second semiconductor memory chips having respective first and second sets of terminals, each set of terminals including at least one chip-select terminal and a plurality of non-chip-select terminals;
providing first and second plastic film tapes having respective first and second device holes sized to accommodate respective said first and second memory chips;
forming a first set of leads on said first film tape, said first set of leads protruding into said first device hole and comprising a first plurality of non-chip-select leads having a first pattern and a first chip-select lead having a first arrangement;
forming a second set of leads on said second film tape, said second set of leads protruding into said second device hole and comprising a second plurality of non-chip-select leads having a second pattern substantially identical to said first pattern and a second chip-select lead having a second arrangement different from said first arrangement;
bonding said first and second sets of leads to respective said first and second sets of terminals;
stacking said first chip bonded to said first set of leads on top of said second chip bonded to said second set of leads with said first pattern superimposed on said second pattern and said first arrangement not superimposed on said second arrangement;
bonding each lead in said first plurality of non-chip-select leads to a corresponding lead in said second plurality of leads, said corresponding lead being the lead on which said each lead is superimposed.providing a base plate having a first and a second face; and
mounting said stacked first and second chips onto said base plate'"'"'s first face.
0 Assignments
0 Petitions
Accused Products
Abstract
In the present invention, memory chips are stuck together in stacked fashion by TAB (tape automated bonding), and a multiple memory chip and lead complex like an SOP (small out-line package) is formed of the chips and leads, whereby a memory module of high packaging density can be realized by a flat packaging technique.
87 Citations
17 Claims
-
1. A method of fabricating a semiconductor memory module comprising the steps of:
-
providing first and second semiconductor memory chips having respective first and second sets of terminals, each set of terminals including at least one chip-select terminal and a plurality of non-chip-select terminals; providing first and second plastic film tapes having respective first and second device holes sized to accommodate respective said first and second memory chips; forming a first set of leads on said first film tape, said first set of leads protruding into said first device hole and comprising a first plurality of non-chip-select leads having a first pattern and a first chip-select lead having a first arrangement; forming a second set of leads on said second film tape, said second set of leads protruding into said second device hole and comprising a second plurality of non-chip-select leads having a second pattern substantially identical to said first pattern and a second chip-select lead having a second arrangement different from said first arrangement; bonding said first and second sets of leads to respective said first and second sets of terminals; stacking said first chip bonded to said first set of leads on top of said second chip bonded to said second set of leads with said first pattern superimposed on said second pattern and said first arrangement not superimposed on said second arrangement; bonding each lead in said first plurality of non-chip-select leads to a corresponding lead in said second plurality of leads, said corresponding lead being the lead on which said each lead is superimposed. providing a base plate having a first and a second face; and mounting said stacked first and second chips onto said base plate'"'"'s first face. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of fabricating a semiconductor memory module comprising the steps of:
-
providing a base plate having a first and a second face; providing at least four semiconductor memory chips, each chip having at least one chip-select terminal and a plurality of corresponding non-chip-select terminals; connecting a chip-select lead to said at least one chip-select terminal and corresponding leads to said plurality of corresponding terminals; stacking a first chip on top of a second chip, said first and second chips oriented such that corresponding terminals on said first chips are aligned with corresponding terminals on said second chip; stacking a third chip on top of a fourth chip, said third and fourth chips oriented such that corresponding terminals on said third chips are aligned with corresponding terminals on said fourth chip; superimposing and connecting only said corresponding leads on said first chip with corresponding leads on said second chip; superimposing and connecting only said corresponding leads on said third chip with corresponding leads on said fourth chip; mounting said stacked first and second chips onto the face of said base plate; and mounting said stacked third and fourth chips onto the second face of said base plate. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A method of fabricating a semiconductor memory module comprising the steps of:
-
preparing a first semiconductor device and a second semiconductor device, said first device having a first rectangular shaped semiconductor chip, first leads and a second lead, said first chip including first external terminals and a second external terminal formed on a main surface thereof, one end of said first leads and said second lead being electrically connected with said first external terminals and said second external terminals respectively, said second device having a second rectangular shaped semiconductor chip, third leads and a fourth lead, said second rectangular shaped semiconductor chip including third external terminals and a fourth external terminal formed on a main surface thereof, one ends of said third leads and said fourth lead being electrically connected with said third external terminals and said fourth external terminal respectively, said first and second chips being substantially identical, said first and third external terminals being arranged at the same positions on said main surface, said second and fourth external terminals being arranged at the same positions on said main surface, said first and second leads extending in a downward direction in a substantially straight line from said first chip and said third and fourth leads extending in a downward direction in a substantially straight line from said second chip; stacking said second device over said first device such that the other ends of said third leads of said second device are directly connected with said first leads, and said second lead of said first device and said fourth lead of said second device are electrically independent from each other; preparing a printed circuit board having a main surface and a rear surface with first electrodes, a second electrode and a third electrode formed on said main surface, said second and third electrodes being electrically independent from each other; and mounting said first and second devices on said primed circuit board such that the other ends of said first leads of said first device are electrically connected with said first electrodes of said printed circuit board, and the other end of said second lead of said first device and the other end of said fourth lead of said second device are directly connected with respective said second and third electrodes of said printed circuit board. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
Specification