×

Apparatus and method for logic optimization by redundancy addition and removal

  • US 5,587,919 A
  • Filed: 04/22/1994
  • Issued: 12/24/1996
  • Est. Priority Date: 04/22/1994
  • Status: Expired due to Term
First Claim
Patent Images

1. A method of efficiently optimizing a digital logic network through the iterative addition and removal of redundant connections previously identified as candidate connections comprising the steps of:

  • selecting a target node for optimization;

    analyzing the digital logic network to determine if connections to the target node are absolutely dominated by said target node, by determining if each of said connections must pass through the target node before reaching any primary output of the digital logic network;

    performing redundancy testing on each fault corresponding to each connection previously determined to be absolutely dominated;

    removing from the digital logic network each said fault found redundant;

    identifying each candidate connection for addition suggested by an assignment value implicated during redundancy testing; and

    adding to the network each said candidate connection found redundant.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×