×

Sub-bus activity detection technique for power management within a computer system

  • US 5,596,756 A
  • Filed: 07/13/1994
  • Issued: 01/21/1997
  • Est. Priority Date: 07/13/1994
  • Status: Expired due to Term
First Claim
Patent Images

1. A computer system comprising:

  • a peripheral bus including a plurality of multiplexed address/data lines;

    a latch having an input port coupled to said plurality of multiplexed address/data lines;

    a data buffer having a first port coupled to said plurality of multiplexed address/data lines;

    an integrated processor including;

    a CPU core;

    a local bus coupled to said CPU core;

    a bus interface unit capable of interfacing data, address, and control signals between said local bus and said peripheral bus; and

    a sub-bus control unit coupled to said bus interface unit and to said latch and capable of generating a loading signal indicative of the presence of a valid address on said peripheral bus;

    a peripheral device having a plurality of addressing lines coupled to an output port of said latch, and a plurality of data lines coupled to a second port of said data buffer; and

    a power management unit coupled to said peripheral bus including;

    a power management state machine for managing power within said computer system;

    a system monitor coupled to said power management state machine and to said peripheral bus; and

    a configuration register coupled to said system monitor, wherein said power management unit is configured to use a value stored within said configuration register to control a period of time after an occurrence of an address phase of said peripheral bus at which data from said peripheral bus is shadowed within said power management unit and wherein said power management unit is configured to provide said shadowed data to said peripheral bus.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×