×

Semiconductor wafer test and burn-in

  • US 5,600,257 A
  • Filed: 08/09/1995
  • Issued: 02/04/1997
  • Est. Priority Date: 08/09/1995
  • Status: Expired due to Fees
First Claim
Patent Images

1. An apparatus for simultaneously contacting a plurality of integrated circuit product chips having signal I/O, ground, and power pads, the product chips on a product wafer having a front surface and a back surface, the apparatus connectable to a power supply, the apparatus comprising:

  • a test head connectable to a plurality of the product chips on the product wafer, said test head comprising at least one test chip electrically connectable to the product chips, said at least one test chip having a front and a back surface; and

    a plurality of voltage regulators on said at least one test chip, said regulators connectable between the power supply and the power pads on the product chips, wherein said voltage regulators are variable.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×