MOS operational transconductance amplifier using an adaptively-biased differential pair
First Claim
1. A MOS operational transconductance amplifier comprising:
- (a) a differential pair of first and second MOSFETs whose sources are coupled together, said differential pair being driven by its tail current;
(b) a quadritail circuit whose output current has a square-law characteristic;
(c) a first current adjusting circuit for producing a first relationship between said tail current of said differential pair and said output current of said quadritail circuit;
(d) a constant current source or sink;
(e) said quadritail circuit comprising a first transistor pair of third and fourth MOSFETs, a second transistor pair of fifth and sixth MOSFETs, said quadritail circuit driven by a quadritail driving current;
sources of said third, fourth, fifth and sixth MOSFETs being coupled together to be driven by said quadritail driving current;
drains of said third and fourth MOSFETs of said first transistor pair being coupled together;
drains of said fifth and sixth MOSFETs of said second transistor pair being coupled together;
said output current of said quadritail circuit being derived from one of said coupled drains of said third and fourth MOSFETs and said coupled drains of said fifth and sixth MOSFETs;
gates of said third and fourth MOSFETs being applied with a differential input signal; and
gates of said fifth and sixth MOSFETs being coupled together and applied with a voltage divided component of said differential input signal;
(f) a second current adjusting circuit for producing a second relationship between the current produced by said constant current source or sink and said quadritail driving current;
said second current adjusting circuit also producing a third relationship between said current produced by said constant current source or sink and said tail current of said differential pair;
(g) said differential input signal being applied across gates of said first and second MOSFETs;
(h) a differential output signal being derived from drains of said first and second MOSFETs; and
(i) a transconductance nonlinearity of said differential pair being compensated by said output signal of said quadritail circuit.
1 Assignment
0 Petitions
Accused Products
Abstract
An MOS OTA that enables to provide superior transconductance linearity within a wider input voltage range without increase in circuit scale and to be formed on a semiconductor integrated circuit device. The MOS OTA includes a differential pair of first and second MOSFETs whose sources are coupled together, and a quadritail circuit for driving the differential pair by its output signal having a square-law characteristic. The quadritail circuit contains a first transistor pair of third and fourth MOSFETs, a second transistor pair of fifth and sixth MOSFETs, and a constant current source or sink for driving the first and second transistor pairs. Gates of the third and fourth MOSFETs are applied with the differential input signal. Gates of the fifth and sixth MOSFETs are coupled together to be applied with a dc voltage of the differential input signal. The transconductance nonlinearity of the differential pair is compensated by the output current of the quadritail circuit.
35 Citations
9 Claims
-
1. A MOS operational transconductance amplifier comprising:
-
(a) a differential pair of first and second MOSFETs whose sources are coupled together, said differential pair being driven by its tail current; (b) a quadritail circuit whose output current has a square-law characteristic; (c) a first current adjusting circuit for producing a first relationship between said tail current of said differential pair and said output current of said quadritail circuit; (d) a constant current source or sink; (e) said quadritail circuit comprising a first transistor pair of third and fourth MOSFETs, a second transistor pair of fifth and sixth MOSFETs, said quadritail circuit driven by a quadritail driving current; sources of said third, fourth, fifth and sixth MOSFETs being coupled together to be driven by said quadritail driving current; drains of said third and fourth MOSFETs of said first transistor pair being coupled together; drains of said fifth and sixth MOSFETs of said second transistor pair being coupled together; said output current of said quadritail circuit being derived from one of said coupled drains of said third and fourth MOSFETs and said coupled drains of said fifth and sixth MOSFETs; gates of said third and fourth MOSFETs being applied with a differential input signal; and gates of said fifth and sixth MOSFETs being coupled together and applied with a voltage divided component of said differential input signal; (f) a second current adjusting circuit for producing a second relationship between the current produced by said constant current source or sink and said quadritail driving current;
said second current adjusting circuit also producing a third relationship between said current produced by said constant current source or sink and said tail current of said differential pair;(g) said differential input signal being applied across gates of said first and second MOSFETs; (h) a differential output signal being derived from drains of said first and second MOSFETs; and (i) a transconductance nonlinearity of said differential pair being compensated by said output signal of said quadritail circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification