Video game enhancer with intergral modem and smart card interface
First Claim
1. A video game enhancement apparatus for modifying and enhancing the operation of a video game, said apparatus coupled to a processor and a first memory, said first memory having a means for executing said video game, said apparatus comprising:
- a processor interface for coupling said apparatus with said processor;
a memory interface for coupling said apparatus with said first memory;
a second memory having a means for enhancing the operation of said video game in said first memory, said means for enhancing the operation of said video game including;
a means for generating a first trigger signal upon a predetermined processor access to said first memory;
a means for redirecting said predetermined processor access from said first memory to a patch address in said second memory, said patch address having a pointer to a patch table having a plurality of instructions, each of said plurality of instructions corresponding to a plurality of data;
a means for activating an exception mode; and
a means for executing one of said plurality of instructions in said patch table in said second memory.
6 Assignments
0 Petitions
Accused Products
Abstract
A video game enhancement system for modifying and enhancing the operation of a video game is disclosed. The system includes: 1) a processor interface for coupling the video game enhancement system with a processor; 2) a memory interface for coupling the video game enhancement system with a first memory having executable game logic residing therein; 3) a second memory having executable enhancement logic residing therein; and 4) control logic including: a) logic for detecting an access to a patch address by the processor; b) logic for directing the processor to access an exception region in the second memory upon detection of the access to the patch address, the access to the exception region causing activation of an exception mode; and c) redirection logic for redirecting memory accesses by the processor from the first memory to the second memory for a plurality of memory accesses upon activation of the exception mode, the processor thereby executing a portion of the executable enhancement logic. The the control logic of the video game enhancement system also includes: 5) logic for detecting an access to a transition address by the processor; 6) logic for directing the processor to terminate the exception mode upon detection of the access to the transition address; and 7) the redirection logic further includes logic for redirecting memory accesses by the processor from the second memory to the first memory upon termination of the exception mode, the processor thereby continuing execution of the executable game logic.
253 Citations
18 Claims
-
1. A video game enhancement apparatus for modifying and enhancing the operation of a video game, said apparatus coupled to a processor and a first memory, said first memory having a means for executing said video game, said apparatus comprising:
-
a processor interface for coupling said apparatus with said processor; a memory interface for coupling said apparatus with said first memory; a second memory having a means for enhancing the operation of said video game in said first memory, said means for enhancing the operation of said video game including; a means for generating a first trigger signal upon a predetermined processor access to said first memory; a means for redirecting said predetermined processor access from said first memory to a patch address in said second memory, said patch address having a pointer to a patch table having a plurality of instructions, each of said plurality of instructions corresponding to a plurality of data; a means for activating an exception mode; and a means for executing one of said plurality of instructions in said patch table in said second memory. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A network video game enhancement system for modifying and enhancing the operation of a video game, said system comprising:
-
a network; a processor; a modem coupled to said processor, said modem for connecting said processor to said network; a first memory coupled to said processor, said first memory having a means for executing said video game; and a second memory coupled to said processor, said second memory having a means for enhancing the operation of said video game, said means for enhancing the operation of said video game including a means for generating a first trigger signal upon a predetermined processor access to said first memory; a means for redirecting said predetermined processor access from said first memory to a patch address in said second memory, said patch address having a pointer to a patch table having a plurality of instructions, each of said plurality of instructions corresponding to a plurality of data; a means for activating an exception mode; a means for executing one of said plurality of instructions in said patch table in said second memory; a means for generating a second trigger signal upon a predetermined processor access to said second memory; and a means for redirecting said predetermined processor access from said second memory to said first memory upon activation of said second trigger signal, thereby continuing operation of said video game in said first memory. - View Dependent Claims (16, 17, 18)
-
Specification