Method and system for reducing the number of connections between a plurality of semiconductor devices

• US 5,625,563 A
• Filed: 01/09/1995
• Issued: 04/29/1997
• Est. Priority Date: 01/09/1995
• Status: Expired due to Term

• Current Assignee: Avago Technologies General IP PTE Limited (Broadcom, Inc.)
• Original Assignee: LSI Logic Corporation (Broadcom, Inc.)
• Inventors: Rostoker, Michael D., Macomber, Scott A.
• Primary Examiner(s): Teska, Kevin J.
• Assistant Examiner(s): FREJD, RUSSELL WARREN
• Application Number:
  US08/370,210
• Time in Patent Office: 841 Days
• Field of Search: 364/200, 364/488, 364/489, 364/490, 364/491, 455/608, 340/825, 340/825.5, 324/312, 383/88, 359/152, 370/112, 370/77, 370/56, 395/200.01
• US Class Current: 716/135
• CPC Class Codes: G11C 5/066 Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals
• CPC Class Codes: H04L 12/28 characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks] wireless communication networks H04W ; arrangements for dividing the transmission path H04W40/00

Abstract

Serial high speed interconnect devices are integrated with semiconductor devices to reduce the number of input-output pins required for communications and control between a plurality of semiconductor devices. The serial high speed interconnect devices transfer the data serially at a rate fast enough to replace large parallel data and address buses that require one conductive path per bit of data. Eliminating large parallel data and address buses allows the integrated circuit assembly containing the semiconductor device to be smaller, simpler and lower in cost. The subsequent reduction in the size of the integrated circuits improves the layout density of electronic systems and reduces crosstalk and other undesirable signal transfer anomalies. The serial high speed interconnection devices are implemented with a low cost serial interface logic technology that may be easily implemented on a semiconductor die in conjunction with the main logic circuits.

Claims

1. A system for reducing the number of signal connections between a plurality of semiconductor device assemblies, comprising:

a first integrated circuit assembly containing a first semiconductor device and a plurality of first signal links, said first semiconductor device connected to said plurality of first signal links and said plurality of first signal links connected to a plurality of first signal connections on said first integrated circuit assembly;

a second integrated circuit assembly containing a second semiconductor device and a plurality of second signal links, said second semiconductor device connected to said plurality of second signal links and said plurality of second signal links connected to a plurality of second signal connections on said second integrated circuit assembly;

said plurality of first and second signal connections connected together by a plurality of signal interconnections, wherein digital data is transferred between said first and second integrated circuit assemblies over said plurality of signal interconnections; and

a plurality of first and second signal link enables, each of said plurality of first and second enables activates each of said plurality of first and second signal links, respectively, wherein the enabled ones of said first and second signal links transfer high speed serial data and the disabled other ones of said first and second signal links transfers parallel data at one bit per disabled signal link.

2. The system of claim 1, wherein said signal interconnection is a constant impedance strip line.

3. The system of claim 1, wherein said signal interconnection is a coaxial cable.

4. The system of claim 1, wherein said signal interconnection is a twisted wire pair.

5. A semiconductor device assembly having a reduced number of signal connections, comprising:

a semiconductor device;

at least one signal link connected to said semiconductor device;

at least one signal link enable connected to said at least one signal link for enabling and disabling said at least one signal link, wherein said at least one signal link when enabled is capable of transferring high speed digital serial information and when disabled is capable of transferring only a single bit of parallel information; and

said at least one signal link connected to at least one high speed signal interconnection.