×

Analog memory system having an integrated circuit frequency domain processor

  • US 5,625,583 A
  • Filed: 06/06/1995
  • Issued: 04/29/1997
  • Est. Priority Date: 12/28/1970
  • Status: Expired due to Term
First Claim
Patent Images

1. An analog memory system comprising:

  • an optical lens projecting an illumination image;

    an analog image memory storing analog image signals, the analog image memory being coupled to receive the illumination image projected by the optical lens and writing analog image signals into the analog image memory in response to the received illumination image;

    a shifting circuit coupled to the analog image memory, the shifting circuit shifting the analog image signals stored by the analog image memory;

    an analog refreshing circuit coupled to the analog image memory, the analog refreshing circuit reducing degradation of the analog image signals stored by the analog image memory;

    an analog to digital converter coupled to receive analog image signals stored by the analog image memory, the analog to digital converter generating digital image information in response to the received analog image signals;

    an integrated circuit reference memory storing frequency domain reference information;

    a single chip integrated circuit stored program digital computer implemented on a single integrated circuit chip comprisinga) an integrated circuit read only memory storing frequency domain transform instructions, the integrated circuit read only memory implemented on the single integrated circuit chip,b) an integrated circuit operand memory storing frequency domain transform operands, the integrated circuit operand memory implemented on the single integrated circuit chip,c) an integrated circuit frequency domain transform processor coupled to receive frequency domain transform instructions stored by the integrated circuit read only memory, coupled to receive frequency domain transform operands stored by the integrated circuit operand memory, coupled to receive frequency domain reference information stored by the integrated circuit reference memory, and coupled to receive digital image information generated by the analog to digital converter, the integrated circuit frequency domain transform processor generating frequency domain image information by processing the received digital image information in response to the received frequency domain reference information, in response to the received frequency domain transform operands, and in response to the received frequency domain transform instructions, the integrated circuit frequency domain transform processor implemented on the single integrated circuit chip, andd) an integrated circuit output circuit coupled to receive the frequency domain image information generated by the integrated circuit frequency domain transform processor, the integrated circuit output circuit generating frequency domain output information in response to the received frequency domain image information, the integrated circuit output circuit implemented on the single integrated circuit chip;

    a communication link coupled to receive frequency domain output information generated by the integrated circuit output circuit, the communication link communicating frequency domain information to a remote location in response to the received frequency domain output information;

    a machine controller coupled to receive frequency domain output information generated by the integrated circuit output circuit, the machine controller controlling a machine in response to the received frequency domain output information;

    an image output circuit coupled to receive frequency domain output information generated by the integrated circuit output circuit, the image output circuit generating an image output signal in response to the received frequency domain output information; and

    an image output device coupled to receive the image output signal generated by the image output circuit, the image output device generating an output image in response to the received image output signal.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×