Secondary cache system for portable computer
First Claim
1. A power management system for a portable computer, the power management system comprising:
- a system memory for storing and accessing dam;
a processor that accesses data from the system memory and which transmits data to the system memory for storage;
a cache electrically connected to said processor and to said system memory for expediting the transfer of data between the processor and the system memory;
said cache including a cache controller and a cache memory;
wherein the cache controller includes a control register with a bit that is variable between a first and a second value and the value of the bit determines whether power is applied to the cache memory; and
control logic electrically connected to said cache for selectively providing power to said cache.
7 Assignments
0 Petitions
Accused Products
Abstract
A secondary cache memory system is disclosed for use in a portable computer that increases system performance while also conserving battery life. The secondary cache includes a cache controller for controlling the transfer to and from a cache memory, comprised of fast SRAM circuits. The cache controller includes a control and status register with at least three status bits to control power to the cache, and to insure that the data stored in the cache memory is coherent with system memory. A control and power management logic checks the contents of the control and status register, and monitors the activity level of the processor. When the processor is determined to be inactive, the control and power management logic turns off the cache by changing the state of a bit in the control and status register. Before doing so, however, the control and power management logic checks the status of a second bit in the control register to determine if some or all of the contents of the cache need to be flushed to system memory. During power up, the control and power management logic checks another status bit in the control register to determine if the contents of the cache is invalid, and if so, clears the cache.
-
Citations
20 Claims
-
1. A power management system for a portable computer, the power management system comprising:
-
a system memory for storing and accessing dam; a processor that accesses data from the system memory and which transmits data to the system memory for storage; a cache electrically connected to said processor and to said system memory for expediting the transfer of data between the processor and the system memory; said cache including a cache controller and a cache memory; wherein the cache controller includes a control register with a bit that is variable between a first and a second value and the value of the bit determines whether power is applied to the cache memory; and control logic electrically connected to said cache for selectively providing power to said cache. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising:
-
a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory; wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, while the processor remains operational. - View Dependent Claims (10, 11, 12)
-
-
13. A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising:
-
a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory, wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, and wherein the control logic turns on the secondary cache memory when the number of wait states become excessive.
-
-
14. A system for conserving power in a portable computer, said portable computer including a processor and conventional memory, the system comprising:
-
a cache for expediting the transfer of data between the processor and the conventional memory, said cache including; a cache controller with a control register that includes a first bit, a second bit and a third bit, each of said bits having two states; and a cache memory comprised of SRAM circuits with a cache directory for storing addresses and a memory buffer with lines for storing data; a control and power management logic connected to said cache controller, wherein said control and power management logic; changes the state of the first bit to control power to the cache memory; checks the state of the second bit to determine if lines in the cache memory must be flushed to conventional memory prior to turning off power to the cache; and checks the state of the third bit to determine if data in said cache memory is valid after said cache is turned on.
-
-
15. A method for conserving power in a portable computer that includes a processor, a system memory and a secondary cache memory, comprising the steps of:
-
(a) turning on the secondary cache memory while maintaining the processor in an operational state; (b) determining if the processor is inactive; (c) turning off the secondary cache memory if the processor is inactive; and (d) determining if the processor is active. - View Dependent Claims (16, 17)
-
-
18. A method for conserving power in a portable computer that includes a processor, a system memory and a cache memory, comprising the steps of:
-
(a) turning on the cache memory by changing the state of a control bit; (b) determining if the processor is inactive; (c) turning off the cache memory by changing the state of the control bit if the processor is inactive; and (d) determining if the processor is active. - View Dependent Claims (19, 20)
-
Specification