Fault simulation of testing for board circuit failures

• US 5,633,812 A
• Filed: 09/29/1992
• Issued: 05/27/1997
• Est. Priority Date: 09/29/1992
• Status: Expired due to Fees

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Wagner, Kenneth D., Meyer, Theresa L., Allen, James S.
• Primary Examiner(s): Voeltz, Emanuel T.
• Assistant Examiner(s): STAMBER, ERIC W
• Application Number:
  US07/953,396
• Time in Patent Office: 1,701 Days
• Field of Search: 371/23, 371/25.1, 371/26, 371/27, 371/29.1, 364/579, 364/578, 364/488, 364/489, 364/490, 364/491, 324/73.1, 324/158 R
• US Class Current: 703/15
• CPC Class Codes: G01R 31/318342 by preliminary fault modelling, e.g. analysis, simulation

Abstract

A method of accurately simulating how design defects and faults are detected in the board design and manufacturing test environments is provided which uses statements in the simulation control language of a fault simulator. The simulation of the operation of electronic boards (which may not yet have been built) in their expected test environments is possible. The set of statements used in the simulation language allows the proposed functional self-test code, also called diagnostic code or power-on self-test code, which is to be executed by a (micro-)processor, to be tested for its effectiveness. The simulation must synchronize the simulated execution of the processor code to be evaluated with the fault detection by the code being evaluated, simulate the use of any attached tester, such as a logic analyzer, and provide data that can be used for programming devices in the test environment. The PROBE statements in the simulation language determine when the simulator starts and ends a measurement window during which faults can be detected by the simulator. These statements can be used to simulate the amount of time a net must remain stable for test equipment to capture its value.

Claims

1. A method of simulating detection of faults in a digital circuit comprising the steps of:

defining a logical probe for nets to be measured, for conditions to be satisfied before a measurement of the nets can be made, and for providing a duration of a time-limited measurement window during which said measurement takes place;

simulating operation of the circuit for fault-free and faulty operation;

monitoring for a satisfaction of the defined conditions to be satisfied before measurement can be made;

measuring net values for the nets to be measured upon the satisfaction of the defined conditions during fault-free and faulty operation of the circuit; and

recording a fault-free value and a list of faults which can be detected.

2. The method of claim 1 further comprising the steps of detecting changes in a net value during the measurement window and recording any indication of change of value together with a corresponding fault being simulated.

3. The method of claim 1 further comprising the step of creating data from the logical probe for use in programming devices in a test environment to ensure that similar defects, if present, will be detected in the test environment as predicted by the simulation.

4. A method of simulating detection of faults in a digital circuit having functional self test code run by a processor in the circuit comprising the steps of:

defining a logical probe for nets to be measured, for conditions to be satisfied before a measurement of the nets can be made, and for providing a duration of a time-limited measurement window during which said measurement takes place;

simulating operation of the circuit including operation of the self test code for fault-free and a plurality of fault conditions;

monitoring for a satisfaction of the defined conditions to be satisfied before measurement can be made;

measuring values for the nets to be measured upon the satisfaction of the defined conditions during fault-free and faulty operation of the circuit;

comparing a fault-free net value to the net values measured for each of the faults simulated;

recording the fault-free value; and

recording values different from the fault-free value together with a corresponding fault.

5. The method of claim 4 further comprising the steps of detecting changes in the net value during the measurement window and recording any indication of change of value together with a corresponding fault being simulated.

6. Apparatus for simulating detection of faults in a digital circuit comprising:

simulator means for simulating circuit operation during fault-free and faulty operation;

means for defining a logical probe for nets to be measured, for conditions to be satisfied before a measurement of the nets can be made, and for providing a duration of a time-limited measurement window during which said measurement takes place;

means for monitoring for a satisfaction of the defined conditions to be satisfied before measurement can be made;

means for measuring values for the nets to be measured upon the satisfaction of the defined conditions during fault-free and faulty operation of the circuit; and

means for recording a fault-free value and a list of faults which can be detected.

7. The apparatus of claim 6 further comprising means for creating data from the logical probe for use in programming devices in a test environment to ensure that similar defects, if present, will be detected in the test environment as predicted by the simulation.

8. Apparatus for simulating detection of faults in a digital circuit having functional self test code run by a processor in the circuit comprising the steps of:

means for defining a logical probe for nets to be measured, for conditions to be satisfied before a measurement of the nets can be made, and for providing a duration of a time-limited measurement window during which said measurement takes place;

means for simulating operation of the circuit including operation of the self test code for fault-free and a plurality of fault conditions;

means for monitoring a satisfaction of the defined conditions to be satisfied before measurement can be made;

means for measuring values of the nets upon the satisfaction of the defined conditions during fault-free and faulty operation of the circuit;

means for comparing a fault-free net value to the net values measured for each of the faults simulated;

means for recording the fault-free value; and

means for recording values different from the fault-free value together with a corresponding fault.