Trenched DMOS transistor fabrication having thick termination region oxide
First Claim
1. A method for forming a field effect transistor comprising the steps of:
- providing a semiconductor substrate having a principal surface and being of a first conductivity type;
forming a patterned mask layer on the principal surface;
forming a doped deep body region of a second conductivity type of the transistor in a portion of the substrate underlying the portions of the principal surface exposed by the patterned mask layer;
locally growing oxide on the principal surface at those portions of the principal surface exposed by the patterned mask layer including on a portion of a termination region of the transistor and extending to an outer edge of the termination region beyond an outer edge of an underlying doped region;
removing the patterned mask layer, thereby exposing additional portions of the principal surface; and
forming in those portions of the substrate underlying the exposed additional portions of the principal surface a doped body region, a doped source region, and a gate region of the transistor.
4 Assignments
0 Petitions
Accused Products
Abstract
A trenched DMOS transistor is fabricated using seven masking steps. One masking step defines both the P+ deep body regions and the active portions of the transistor which are masked using a LOCOS process. A second masking step defines the insulating oxide in the termination region. The insulating (oxide) layer in the termination region is thus thicker than in the active region of the transistor, thereby improving process control and reducing substrate contamination during processing. Additionally, the thicker field oxide in the termination region improves electric field distribution so that avalanche breakdown occurs in the cell (active) region rather than in the termination region, and thus breakdown voltage behavior is more stable and predictable.
-
Citations
6 Claims
-
1. A method for forming a field effect transistor comprising the steps of:
-
providing a semiconductor substrate having a principal surface and being of a first conductivity type; forming a patterned mask layer on the principal surface; forming a doped deep body region of a second conductivity type of the transistor in a portion of the substrate underlying the portions of the principal surface exposed by the patterned mask layer; locally growing oxide on the principal surface at those portions of the principal surface exposed by the patterned mask layer including on a portion of a termination region of the transistor and extending to an outer edge of the termination region beyond an outer edge of an underlying doped region; removing the patterned mask layer, thereby exposing additional portions of the principal surface; and forming in those portions of the substrate underlying the exposed additional portions of the principal surface a doped body region, a doped source region, and a gate region of the transistor.
-
-
2. A method for forming a field effect transistor comprising:
-
providing a semiconductor substrate having a principal surface and being of a first conductivity type; forming a patterned mask layer on the principal surface; doping semiconductor regions of a second conductivity type in portions of the substrate exposed by the mask layer, thereby forming deep body regions of the transistor; growing an oxide layer on portions of the principal surface exposed by the mask layer including on a portion of a termination region of the transistor and extending to an outer edge of the termination region beyond an outer edge of an underlying doped region; forming a plurality of trenches in the substrate; forming a conductive material layer in the trenches and over at least a part of the oxide layer, the portion of the conductive material layer in the trenches being a gate of the transistor; forming doped first regions of the second conductivity type in the substrate extending from the portions of the substrate exposed by the mask layer at the principal surface into the substrate; forming doped second regions of the first conductivity type extending from the portions of the substrate exposed by the mask layer at the principal surface into the substrate, the first and second doped regions respectively being body and source regions of the transistor; forming a patterned insulating layer overlying the principal surface and the conductive material layer; and forming a patterned interconnect layer overlying the principal surface and over the patterned insulating layer and contacting the deep body, body, and source regions, and the gate. - View Dependent Claims (3, 4, 5, 6)
-
Specification