Addition of pre-last transfer acknowledge signal to bus interface to eliminate data bus turnaround on consecutive read and write tenures and to allow burst transfers of unknown length
First Claim
1. In a microprocessor bus interface servicing a plurality of processors on a system bus and having a turnaround cycle between a current tenure and a next tenure on said bus, each of said tenures serving a respective master device and a respective slave device, said turnaround cycle being provided to allow the current master and slave to restore control signals and exit the system bus so as to avoid bus contention problems, a method of eliminating said turnaround cycle between successive data bus tenures, comprising the steps of:
- arbitrating for mastership of the system bus and granting the bus to a master for data transfer between the master and a slave during a bus tenure, the slave normally generating a data termination signal for each data beat in a data transfer;
asserting a single pre-last transfer acknowledge signal by the slave one cycle before a last transfer acknowledge signal; and
granting the data bus to a next master on a cycle following assertion of the pre-last transfer acknowledge in cases where bus turnaround may be eliminated without creating bus contention problems between said previous and current data tenures, such cases being where the same slave is involved in consecutive read data bus tenures or where the same master and slave are involved in consecutive write data bus tenures, thereby eliminating the bus turnaround cycle and effectively increasing the data bus bandwidth.
0 Assignments
0 Petitions
Accused Products
Abstract
A mechanism is provided in a microprocessor bus interface to eliminate the turnabout in those cases where the same slave is involved in consecutive read data bus tenures or where the same master and slave are involved in consecutive write data bus tenures. A new optional signal is added to the bus interface, called pre-last transfer acknowledge. The signal is asserted by the slave one cycle before the last transfer acknowledge signal is asserted. The signal is intended to be received by the system'"'"'s bus arbiter. If the current data tenure and the next data tenure are both read operations directed to the same slave (such as the memory controller) or both write operations from the same master to the same slave, then the arbiter may grant the data bus to the master of the next data tenure the cycle following the assertion of the pre-last transfer acknowledge indicator. This allows the arbiter to grant the bus a cycle earlier than it normally could (where it would have to see the final transfer acknowledge signal before it could grant the bus). Thus, the bus turnaround cycle is eliminated and data bus bandwidth is increased by up to twenty percent.
33 Citations
11 Claims
-
1. In a microprocessor bus interface servicing a plurality of processors on a system bus and having a turnaround cycle between a current tenure and a next tenure on said bus, each of said tenures serving a respective master device and a respective slave device, said turnaround cycle being provided to allow the current master and slave to restore control signals and exit the system bus so as to avoid bus contention problems, a method of eliminating said turnaround cycle between successive data bus tenures, comprising the steps of:
-
arbitrating for mastership of the system bus and granting the bus to a master for data transfer between the master and a slave during a bus tenure, the slave normally generating a data termination signal for each data beat in a data transfer; asserting a single pre-last transfer acknowledge signal by the slave one cycle before a last transfer acknowledge signal; and granting the data bus to a next master on a cycle following assertion of the pre-last transfer acknowledge in cases where bus turnaround may be eliminated without creating bus contention problems between said previous and current data tenures, such cases being where the same slave is involved in consecutive read data bus tenures or where the same master and slave are involved in consecutive write data bus tenures, thereby eliminating the bus turnaround cycle and effectively increasing the data bus bandwidth. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A computer system comprising:
-
a system bus and an arbiter connected to said system bus; a plurality of devices connected to said system bus including at least one microprocessor, a system memory and an input/output channel, said arbiter arbitrating mastership of the system bus and granting the bus to a master for data transfer between the master and a slave during a bus tenure; said at least one microprocessor having a system interface connected to the system bus for transferring data between the microprocessor and or said system memory and said input/output channel via the system bus; and said system interface including signalling means for normally generating a data termination signal for each data beat in a data transfer, a transfer acknowledge signal asserted by a responding slave indicating normal termination of data transactions, and optionally asserting a single pre-last transfer acknowledge signal by the slave one cycle before a last transfer acknowledge signal is asserted, said arbiter receiving said pre-last transfer acknowledge signal and granting the system bus to the master for a next data tenure eliminating a bus turnaround cycle in cases where bus turnaround may be eliminated without creating bus contention problems between said previous and current data tenures, such cases being where the same slave is involved in consecutive read data bus tenures or when the same master and slave are involved in data bus write tenures, thereby eliminating the bus turnaround cycle and effectively increasing the data bus bandwidth.
-
-
7. In a microprocessor bus interface having one or more bus cycles of dead time between data tenures on said bus, said cycles providing data bus turnaround between a previous data tenure and a current data tenure, each of said tenures having a respective master device and a respective slave device, said turnaround allowing said previous master and slave to restore control signals and get off the system bus so as to avoid bus contention problems, a method of eliminating said turnaround between successive read tenures involving the same slave or successive write tenures involving the same master and slave, comprising the steps of:
-
asserting a pre-last transfer acknowledge signal by said previous slave one cycle before said slave asserts a last transfer acknowledge signal, said last transfer acknowledge signal normally signalling termination of said previous data tenure; determining whether said previous and current data tenures are such that said turnaround may be eliminated without creating bus contention problems between said previous and current data tenures; eliminating said turnaround by using said pre-last transfer acknowledge signal of said previous slave to signal termination of said previous data tenure. - View Dependent Claims (8, 9, 10, 11)
-
Specification