Pipelined digital predistorter for a wideband amplifier
First Claim
1. An apparatus for predistorting analog input signals (S) to be subsequently amplified by an amplifier (16) that otherwise distorts the input signals (S) at the amplifier output, such that the predistorting of the analog input signals reduces the distortion of the amplifier output, comprising:
- a) a pipeline controller (12), for providing pipeline controller signals (Cp), andb) a pipelined predistorter (11), responsive to the analog input signals (S), and further responsive to the pipeline controller signals (Cp), for generating, using digital signal processing, predistorted analog input signals (Sd) that compensate for the distortion of the amplifier, wherein the pipelined predistorter includes two or more stations serially connected, each station performing a portion of the digital signal processing used to predistort the input signals (S), and each station acting under the direction of the pipeline controller, concurrently with all the other stations,whereby digital signal processing is achievable for analog input signals (S) having a bandwidth significantly greater than otherwise achievable in a non-pipelined predistorter.
3 Assignments
0 Petitions
Accused Products
Abstract
An apparatus for linearizing the output of a wideband amplifier by digitally predistorting the input to the amplifier in a way that just compensates for the distortion in the amplified signal, comprising a pipeline controller (12), for providing pipeline controller signals, and a pipelined predistorter (11), consisting of several stations, serially connected to each other, wherein each station performs one or more tasks concurrently, under the direction of the pipeline controller (12). The result is a digital predistorter with a bandwidth large enough to linearize, by itself, the entire output of a wideband amplifier. More generally, an apparatus for linearizing a wideband amplifier by using digital signal processing performed using a pipeline architecture, as opposed to using a sequential processing architecture, under the supervision of a pipeline controller.
55 Citations
11 Claims
-
1. An apparatus for predistorting analog input signals (S) to be subsequently amplified by an amplifier (16) that otherwise distorts the input signals (S) at the amplifier output, such that the predistorting of the analog input signals reduces the distortion of the amplifier output, comprising:
-
a) a pipeline controller (12), for providing pipeline controller signals (Cp), and b) a pipelined predistorter (11), responsive to the analog input signals (S), and further responsive to the pipeline controller signals (Cp), for generating, using digital signal processing, predistorted analog input signals (Sd) that compensate for the distortion of the amplifier, wherein the pipelined predistorter includes two or more stations serially connected, each station performing a portion of the digital signal processing used to predistort the input signals (S), and each station acting under the direction of the pipeline controller, concurrently with all the other stations, whereby digital signal processing is achievable for analog input signals (S) having a bandwidth significantly greater than otherwise achievable in a non-pipelined predistorter. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An apparatus used for predistorting a wideband analog input signal (S) to be subsequently amplified by an amplifier (16) that otherwise distorts the input signal (S) at the amplifier output, such that the predistorting of the analog input signal reduces the distortion of the amplifier output, the apparatus comprising:
-
a) means (14, 17-20), responsive to the pipeline controller signals (Cp) and to the analog input signal (S), for generating a phase signal (θ
) and an amplitude signal (ρ
) representing the phase and amplitude of the analog input signal (S),b) means (21,
23), responsive to the pipeline controller signals (Cp) and to the amplitude signal (ρ
) and to the phase signal (θ
), for generating a predistorted phase signal (θ
d),c) means (22), responsive to the pipeline controller signals (Cp) and to the amplitude signal (ρ
), for generating a predistorted amplitude signal (ρ
d),d) means (24, 25, 26
15), responsive to the pipeline controller signals (Cp) and to the predistorted phase signal (θ
d) and to the predistorted amplitude signal (ρ
d), for generating a predistorted analog input signal (Sd), ande) means (12), communicating with the means of elements a-d, for generating the pipeline controller signals (Cp) to cause the concurrent operation of the means of elements a-d. - View Dependent Claims (10)
-
-
11. An apparatus for linearizing a wideband amplifier (16), comprising:
-
a) a pipeline controller (12), for providing pipeline controller signals (Cp), and b) a pipelined predistorter (11), consisting of a plurality of stations (31, 32, 33, 34, 35,
36), serially connected to one another, wherein each station performs one or more digital signal processing tasks, wherein the pipelined predistorter (11) is responsive to an analog input signal (S), and further responsive to the pipeline controller signals (Cp) that orchestrate the concurrent operation of each station, for providing predistorted analog input signals (Sd), so that the output of the wideband amplifier (16) is approximately a constant factor of the analog input signal (S) and in phase with it.
-
Specification