×

Device for controlling memory data path in parallel processing computer system

  • US 5,659,687 A
  • Filed: 04/18/1996
  • Issued: 08/19/1997
  • Est. Priority Date: 11/30/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. In a processing node connected to an interconnection network for a parallel processing computer system, a memory data path controller comprising:

  • a network queue for temporarily storing memory access data received/transmitted via a network interface;

    a bus queue for temporarily storing memory access data received/transmitted via a bus interface of a bus connected to a plurality of processors of said processing node; and

    dual path controller means for recognizing memory access requests generated from both said network interface and said bus interface to thereby dually control memory access data reception/transmission between said network queue and said network interface and between said bus queue and bus interface, said means further arbitrating said memory access requests of said network queue and bus queue,whereby a single port memory of said processing node connected to the interconnection the network of said parallel processing computer system is controlled as a dual port.

View all claims
  • 8 Assignments
Timeline View
Assignment View
    ×
    ×