Bidirectional systolic ring network

• US 5,659,781 A
• Filed: 06/29/1994
• Issued: 08/19/1997
• Est. Priority Date: 06/29/1994
• Status: Expired due to Fees

• Current Assignee: Noble G. Larson
• Original Assignee: Noble G. Larson
• Inventors: Larson, Noble G.
• Primary Examiner(s): Coleman, Eric
• Application Number:
  US08/269,341
• Time in Patent Office: 1,147 Days
• Field of Search: 395/800, 395/27
• US Class Current: 712/11
• CPC Class Codes: H04L 12/433 with asynchronous transmission, e.g. token ring, register insertion

Abstract

A ring-structured network allowing bidirectional, point-to-point, communications between a plurality of nodes (200A-E), some of them equipped with a computing element (210) and a local memory element (221), and others, possibly, serving as input/output devices. In addition to clocks and miscellaneous signals, the network is divided cross-sectionally into two pipelined busses, or pipes: one (995A-B) to signal node selection, and another (996A-B) to convey data. Values, termed tags, sent over the selection pipe are interpreted, as they arrive, at the nodes, by means of lookup tables. Several varieties of selection can be represented in these tables, some, e.g., signalling read or write transfers between the data pipe and local memory element (221). Other varieties may signal the loading of local memory address pointers (223, 224, or 225) from the data pipe. Tags are generated by a specialized node (100), which thus serves as a traffic controller. A key feature of this network is that individual tags may signal selection of a plurality of nodes, some perhaps for reading, and others possibly for writing. In this way, concurrent transfers between multiple pairs of nodes are induced on the network, in a systolic manner. Such transfers can be organized to effect a variety of statically-routed communications, including those between adjacent partitions in embedded two-dimensional rectilinear and hexagonal grids. Extensions to support dynamically-routed communications are also disclosed.

Claims

1. A parallel processor interconnection and communication apparatus comprising a plurality of nodes, at least one of which is provided with a processing element, and a local memory element, for program and data storage, together with:

A. a first means providing a ring-structured interconnect, supporting synchronous, bidirectional, point-to-point transfers, between adjacent said nodes, comprising;

a bidirectional, pipelined data bus;

a bidirectional, pipelined selection bus;

a direction-indicating signal; and

a clock signal defining clock events for synchronous elements;

C. a second means, provided to each of said nodes, for determining, at each such said clock event, on the basis of the selection value presented in said selection bus, whether one of several node selection varieties is signalled, wherein such said value does not uniquely select a particular node but rather signals selection of two or more nodes, and wherein different varieties of selection are permitted among such selected nodes;

D. a third means, provided to at least one of said nodes, for responding to a first such said selection variety as a transmitter, by injecting a datum into said data bus, in the direction specified by said bussed direction-indicating signal, by inhibiting, and effectively overwriting, a datum forwarded via said data bus, wherein said injected datum is obtained by reading said local memory element;

E. a fourth means, provided to at least one of said nodes, for responding to a second such said node selection variety as a receiver, by sampling a datum from said data bus and writing it into said local memory element;

F. a fifth means, provided to a specialized controller node, for injecting a repeating sequence of values into said selection bus, at successive said clock events, proceeding in the direction determined by said direction-indicating signal;

wherein, with each particular value within said repeating sequence of selection values there is associated;

i. a transmitting subset of said plurality of nodes, such that each member node responds to said particular value as an instance of said first such said selection variety of said second means;

ii. a receiving subset of said plurality of nodes, positioned in an interleaved manner among the nodes of said transmitting subset, so that each node in said receiving subset is paired with a node in said transmitting subset and situated so as to be able to receive its transmissions, wherein each member node of said receiving subset responds to said particular value as an instance of said second such said selection variety of said second means;

thus inducing data transfers of a concurrent pipelined nature, that is to say systolic data transfers, within said data bus, and in the direction determined by said direction-indicating signal, between said paired nodes.

2. The apparatus of claim 1 wherein the local memory element accessed by said third means is determined by an address pointer element, and wherein said memory access is accompanied by the augmenting of said pointer element by the addition of an integer stride value.

3. The apparatus of claim 1 wherein the local memory element accessed by said fourth means is determined by an address pointer element, and wherein this memory access is accompanied by the augmenting of said pointer element by the addition of an integer stride value.

4. The apparatus of claim 2 augmented with:

A. a means for storing the value of said integer stride;

B. a means of loading said stride storage element, under the control of said specialized controller node, whereby said integer stride becomes a programmable quantity determining the access pattern, that is to say the pitch, within said local memory element, induced by successive selections of said node so augmented.

5. The apparatus of claim 3 augmented with:

A. a means, provided to at least one of said nodes, for storing the value of said integer stride;

B. a means of loading said stride storage element, under the control of said specialized controller node, whereby said integer stride becomes a programmable quantity determining the access pattern, that is to say the pitch, within said local memory element, induced by successive selections of said node so augmented.

6. The apparatus of claim 1 wherein said second means includes, as part of its basis of determination, the status of a local state bit, indicating whether said node is enabled as a transmitter or as a receiver, and wherein a means is included for modifying the status of said state bit, under the control of said specialized controller node.

7. The apparatus of claim 1 wherein said second means includes, as part of its basis of determination, a lookup-table memory indexed by values sampled from said selection bus.

8. The apparatus of claim 7 augmented with a means of modifying table entries in said lookup-up table memory, thus affording programmable assignment of said selection varieties with respect to particular values presented on said selection bus to each of said nodes so augmented.

9. The apparatus of claim 1 wherein said fifth means includes a programmable sequencer for generating said values injected into said selection bus.

10. The apparatus of claim 1 wherein said plurality of nodes have a logical organization as an embedded node grid, and whereby said systolic data transfers constitute concurrent transfers between paired nodes within said embedded node grid.

11. The apparatus of claim 10 wherein each of said pairs of nodes lies along a line parallel to an axis selected from the group consisting of the horizontal, vertical, and diagonal axes of said embedded node grid, whereby said systolic data transfers constitute concurrent transfers along said axis.

12. The apparatus of claim 1 wherein said injected values are members of an ordered set of values injected into said selection bus by said specialized controller so as to contain a repeating sequence of injections of said ordered set of values, and wherein the transmitting and receiving subsets of nodes associated with any given particular value in said ordered set are disjoint from the corresponding subsets associated with all other values in said ordered set, thus inducing concurrent systolic data transfers among said transmitting and receiving subsets associated with said injected values.

13. The apparatus of claim 9 wherein said programmable sequencer is provided with a loop count memory for storing a set of integer values, values, used to determine the number of iterations of program loops generating repeating sequences of said values injected into said selection bus, and wherein said loop count memory can be modified by an external processing element separate from said programmable sequencer, whereby programs interpreted by said sequencer can be parameterized in such a manner that the number of repetitions of a given said repeating sequence, and hence the number of said values injected, is determined at run-time by a particular said integer value in said loop count memory.

14. The apparatus of claim 1 wherein the set of said values injected into said selection bus by said specialized controller contains a repeating sequence of values signalling a third such said node selection variety and proceeding in the direction specified by said direction-indicating signal, and wherein each of a non-empty set of said nodes is augmented with:

A. a means for detecting occurances of said third such said node selection variety;

B. a counter means for counting occurances of said third such said node selection variety relative to a given initial occurance thereof;

C. a means for defining a node region-of-interest, comprising a set of values of said counter means, interpreted as a collection of successive occurances of said third such said node selection variety, and wherein said set of values can be specified by said processing element of each node of said non-empty set;

D. a means for detecting the inclusion of a selection value signalling an occurance of said third such node selection variety within said node region-of-interest, and in the event of such inclusion sampling a datum from said data bus and writing it into said local memory element;

which, in conjunction with a particular one of said nodes, not a member of said non-empty set, responding to all occurances of said third such node selection variety precisely as an instance of said first such said selection variety, i.e., as a transmitter, allows data so transmitted to be sampled by each of said non-empty set of nodes according to the node region-of-interest specified by said processing element.

15. The apparatus of claim 14 wherein said fifth means provided to said specialized controller includes a programmable sequencer means for generating said repeating sequence of values injected into said selection bus, and wherein said programmable sequencer is provided with a loop count memory means for storing a set of integer values, one of which is used to determine the number of iterations of a program loop generating said repeating sequence, and wherein said loop count memory can be modified by an external processing element separate from said programmable sequencer, whereby programs interpreted by said programmable sequencer can be parameterized in such a manner that the number of repetitions of said repeating sequence, and hence the number of said values injected, is determined at run-time by a particular value in said loop count memory.

16. The apparatus of claim 1 wherein at least one node, other than said controller node, is a specialized node, and thus equipped with a subset of said elements cited in claim 1, and augmented with specialized elements, such as analog-to-digital converters, digital-to-analog converters, or specialized memory elements for storing information, in a manner appropriate for a specialized task, such as video buffering.

17. The apparatus of claim 1 augmented with a physical packaging means comprising:

A. a node interconnect means consisting of a backplane unit equipped with connectors for interfacing with a subset of said plurality of nodes through mating node connectors, thus providing pipeline continuity of said ring-structured interconnect, among the nodes in said subset;

B. a first spatial organization means allowing node electrical driver and receiver buffers, associated with said busses of said ring-structured interconnect, to be positioned physically close to said node connector, on the package housing each such said node subset member;

C. a second spatial organization means allowing pairs of said subassemblies to be positioned with one member of said pair rotated 180 degrees relative to the other, so as to form opposed pairs;

D. a strap interconnect means comprising a specialized strap assembly, equipped with connectors for interfacing with both members of one of said opposed pairs, thus providing continuity of said ring-structured interconnect, at one end of said opposed pair, so as to form a strapped opposed pair;

E. a subassembly interconnect means comprising a backplane unit, equipped with connectors for interfacing with said specialized controller node, as well as with several said strapped opposed pairs, thus providing continuity of said ring-structured interconnect, between said strapped opposed pairs, and said specialized controller node;

whereby allowing the overall physical interconnect paths of said ring-structured interconnect to flow through said subassemblies in a serpentine fashion, and through the entire structure in an efficient and geometrically tight fashion.