Performance evaluation method and device thereof for a parallel computer
First Claim
1. A performance evaluation method for a parallel computer for carrying out parallel processing in each processor by transmitting or receiving a message among a plurality of processors, comprising the steps of:
- memorizing step for memorizing various pieces of information in each processor in the parallel processing, said step includes memorizing the steps of;
(1) a step for memorizing execution starting time of the parallel processing;
(2) a step for memorizing a standby starting time for reception of the message when a standby starting time has been identified;
(3) a step for memorizing a message number on reception of said message, transmitting processor number and the time thereat;
(4) a step for memorizing a message number on transmitting the message, and the time thereat; and
(5) a step for memorizing execution ending time; and
maximum delay path obtaining step for obtaining, after execution of said parallel processing is completed, a maximum delay path showing a longest message transmitting route in accordance with the various pieces of information;
said maximum delay path obtaining step includes the steps of;
(a) a step for identifying the last ending processor in which the execution has lastly been completed in accordance with each time obtained in said step for memorizing execution ending time in each processor;
(b) a step for identifying the standby starting time for reception of the message obtained in said step (2) in an identified processor to obtain a waiting time interval;
(c) a step for identifying the message number and the transmitting processor number obtained in step (3) in the identified processor to obtain the longest message transmitting route; and
(d) a step for identifying a message transmitting processor corresponding to the transmitting processor number to obtain the longest message transmitting route;
said steps (b) through (d) are repeated regarding each processor from the last ending processor to starting processor where execution of the parallel processing is started, to obtain said maximum delay path.
0 Assignments
0 Petitions
Accused Products
Abstract
A performance evaluation for a parallel computer which carries out parallel processing in multiple processor by means of transmitting or receiving a message among the processors. Execution starting time, standby starting time for waiting reception of the message, message number on reception of the message, processor number of the processor, the message and time when the message is received, message number on transmitting of the message and time when the message execution ending time are memorized. A maximum delay path is determined for the execution which has lastly been ended, the standby starting time for waiting reception of the message in the last ending processor, the message number of the last ending processor, the transmitting processor number and the message transmitting processor corresponding to the transmitting processor number. Processing is repeatedly carried out from the last ending processor to starting processor where execution of the parallel processing is started. Thus, the maximum delay path is identified.
31 Citations
21 Claims
-
1. A performance evaluation method for a parallel computer for carrying out parallel processing in each processor by transmitting or receiving a message among a plurality of processors, comprising the steps of:
-
memorizing step for memorizing various pieces of information in each processor in the parallel processing, said step includes memorizing the steps of; (1) a step for memorizing execution starting time of the parallel processing; (2) a step for memorizing a standby starting time for reception of the message when a standby starting time has been identified; (3) a step for memorizing a message number on reception of said message, transmitting processor number and the time thereat; (4) a step for memorizing a message number on transmitting the message, and the time thereat; and (5) a step for memorizing execution ending time; and maximum delay path obtaining step for obtaining, after execution of said parallel processing is completed, a maximum delay path showing a longest message transmitting route in accordance with the various pieces of information; said maximum delay path obtaining step includes the steps of; (a) a step for identifying the last ending processor in which the execution has lastly been completed in accordance with each time obtained in said step for memorizing execution ending time in each processor; (b) a step for identifying the standby starting time for reception of the message obtained in said step (2) in an identified processor to obtain a waiting time interval; (c) a step for identifying the message number and the transmitting processor number obtained in step (3) in the identified processor to obtain the longest message transmitting route; and (d) a step for identifying a message transmitting processor corresponding to the transmitting processor number to obtain the longest message transmitting route; said steps (b) through (d) are repeated regarding each processor from the last ending processor to starting processor where execution of the parallel processing is started, to obtain said maximum delay path. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A performance evaluation device for a parallel computer having a plurality of processors for executing parallel processing in each processor by transmitting a message from a starting processor and receiving and transmitting a message among a plurality of processors, comprising:
-
measuring means for measuring in each processor an execution starting time indicating when execution is started, a standby starting time for the reception of the message when a standby starting time has been identified, a receiving time indicating when the message was received, a transmitting time indicating when the message was transmitted, and an execution ending time indicating when execution stopped; memorizing means for storing a message number of the message on reception of the message, a transmitting processor number that sent the message, a message number of the message on transmitting the message and each time measured by the measuring means; comparing means for comparing the execution ending time of each processor; searching means for identifying a last processor in which execution finished last based on the output of the comparing means, and for identifying a longest route of message transmission based on the message number corresponding to the standby starting time for each processor, the transmitting processor number corresponding to the standby starting time for each processor, and the message transmitting processor corresponding to the transmitting processor number in each processor; and maximum delay path obtaining means for obtaining a maximum delay path indicating the longest route of the message transmission by repeatedly searching each processor from the last processor to the starting processor. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17)
-
-
18. A performance evaluation method for a parallel computer having a plurality of processors for carrying out a parallel processing in each processor comprising;
-
originating a message from a starting processor; transmitting the message among the plurality of 6 processors; storing information in each processor regarding the parallel processing, including when a message was received by a particular processor, a standby starting time, and when the message was forwarded by the particular processor; identifying the processor in which the message was last received based on the information stored in each processor; and tracing a longest message transmitting route from the last processor to the starting processor by; searching the standby starting time for reception of the message in the processor to obtain a waiting time interval; searching a message number and a transmitting processor number in the processor to obtain the longest message transmitting route; searching a message transmitting processor corresponding to the transmitting processor number to obtain the longest message transmitting route; and repeating from the step for searching the standby starting time for each processor from the last processor to starting processor to obtain the maximum delay path. - View Dependent Claims (19, 20, 21)
-
Specification