×

Memory organization and method for multiple variable digital data transformation

  • US 5,684,981 A
  • Filed: 01/18/1995
  • Issued: 11/04/1997
  • Est. Priority Date: 01/18/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. A device for transforming multiple variable, non-linear input data, where "n" is the number of variables, and for providing interpolated output data, comprising:

  • a set of 2n memory means, each having an input and an output, for storing transform data correlated to said input data at discrete addressable locations therein and for providing said transform data at each output;

    address generating means, connected to each of said memory means'"'"' input, for receiving a first set of predetermined bits of said input data and for providing an address to access one location of each of said memory means per input access cycle in accordance with said first set of predetermined bits of said input data, said memory means providing accessed transform data at each output of said memory means, respectively;

    sorting means for sorting said transform data, havingfirst input means, connected to each said memory means output, respectively, for receiving accessed transform data from said locations,second input means connected to receive a first predetermined subset of said first set of predetermined bits of said input data such that said transform data is ordered in accordance with said first predetermined subset of said first set of predetermined bits of said input data, andoutput means for outputting sorted transform data; and

    interpolating means for interpolating said sorted transform data with a second set of predetermined bits of said input data, havingfirst input means, connected to said output means of said sorting means, for receiving said sorted transform data,second input means connected to receive said second set of predetermined bits of said input data, andoutput means for outputting interpolated output data based on interpolating said sorted transform data with said second set of predetermined bits of said input data.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×