Fabrication method of semiconductor memory device containing CMOS transistors
First Claim
1. A fabrication method for a semiconductor memory device, comprising:
- forming a gate insulating film on a semiconductor substrate having first and second regions;
forming first and second gate electrodes in the first and second regions, respectively, on the substrate;
forming a first conductive low concentration impurity area in the substrate of the first region at the sides of the first gate electrode;
forming a second conductive low concentration impurity region in the second region on the substrate at the sides of the second gate electrode;
forming a first insulating film on the substrate having the first and second gate electrodes thereon and a second insulating film on the first insulating film;
stripping the second insulating film in the first region;
forming first sidewall spacers at the sides of the first gate electrode by performing an anisotropic etching on the first insulating film in the first region;
forming a first conductive high concentration impurity area in the first region of the subtrate at the sides of the first gate electrode having the first sidewall spacers;
forming second sidewall spacers composed of the first and second insulating films at the sides of the second gate electrode by performing an anisotropic etching on the first and second insulating films in the second region; and
forming a second conductive high concentration impurity region in the substrate of the second region at the sides of the second gate electrode having the second sidewall spacers.
10 Assignments
0 Petitions
Accused Products
Abstract
A fabrication method for a semiconductor memory device which remarkably improves a short-channel characteristic, and increases a driving electric current of the device by differently forming the thickness of side wall spacers formed at the sides of polysilicon gates in nMOS and pMOS regions, includes forming a gate insulating film on a semiconductor substrate having first and second regions, forming first and second gate electrodes in the first and second regions, respectively, on the substrate, forming a first conductive low concentration impurity area at the sides of the first gate electrode, forming a second conductive low concentration impurity area at the sides of the second gate electrode, forming a first insulating film on the substrate and a second insulating film on the first insulating film, stripping the second insulating film in the first region, forming first sidewall spacers at the sides of the first gate electrode, forming a first conductive high concentration impurity area in the substrate at the sides of the first gate electrode, forming second sidewall spacers composed of the first and second insulating films at the sides of the second gate electrode in the second region, and forming a second conductive high concentration impurity area in the substrate at the sides of the second gate electrode.
67 Citations
6 Claims
-
1. A fabrication method for a semiconductor memory device, comprising:
-
forming a gate insulating film on a semiconductor substrate having first and second regions; forming first and second gate electrodes in the first and second regions, respectively, on the substrate; forming a first conductive low concentration impurity area in the substrate of the first region at the sides of the first gate electrode; forming a second conductive low concentration impurity region in the second region on the substrate at the sides of the second gate electrode; forming a first insulating film on the substrate having the first and second gate electrodes thereon and a second insulating film on the first insulating film; stripping the second insulating film in the first region; forming first sidewall spacers at the sides of the first gate electrode by performing an anisotropic etching on the first insulating film in the first region; forming a first conductive high concentration impurity area in the first region of the subtrate at the sides of the first gate electrode having the first sidewall spacers; forming second sidewall spacers composed of the first and second insulating films at the sides of the second gate electrode by performing an anisotropic etching on the first and second insulating films in the second region; and forming a second conductive high concentration impurity region in the substrate of the second region at the sides of the second gate electrode having the second sidewall spacers. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification