×

Silicidation process with etch stop

  • US 5,698,468 A
  • Filed: 06/07/1995
  • Issued: 12/16/1997
  • Est. Priority Date: 06/07/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. A method for forming an etch-stop during the processing of an integrated circuit subsequent to the formation of polysilicon gate, source, drain, polysilicon interconnect, gate oxide, and field oxide regions, the method comprising:

  • depositing a silicide-forming refractory metal over a semiconductor structure including polysilicon gate, source, drain, polysilicon interconnect, gate oxide, and field oxide regions to form a coated structure, the deposited refractory metal contacting previously exposed surfaces of the gate, interconnect, and field oxide regions;

    annealing the coated structure to form a silicided structure having refractory metal-silicide layers in contact with the previously exposed surfaces of the gate and interconnect regions; and

    after the step of annealing the coated structure, oxidizing the silicided structure to form refractory metal oxide layers in contact with the previously exposed surfaces of the field oxide region, whereby the refractory metal oxide layers act as etch-stops which protect the field oxide regions during the processing of the integrated circuit.

View all claims
  • 8 Assignments
Timeline View
Assignment View
    ×
    ×