Process and apparatus for generating power management events in a computer system
First Claim
Patent Images
1. An apparatus for reducing power consumption in a processor-based system, said apparatus comprising:
- means for monitoring a processor-selected plurality of input/output events occurring in said processor-based system and for generating a dedicated power interrupt in response to the occurrence of any of said events;
static logic state means for receiving said dedicated power interrupt and generating an output signal which alternates between a first logic state and a second logic state in response to each occurrence of said dedicated power interrupt; and
a power supply for connection to a power source and having an on state and an off state, said power supply includingmeans for conveying power from said power source to said processor-based system when said power supply is in said on state and interrupting said power to said processor-based system when said power supply is in said off state, andmeans, responsive to said output signal, for placing said power supply in said on state when said output signal is in said first logic state and in said off state when said output signal is in said second logic state.
3 Assignments
0 Petitions
Accused Products
Abstract
A process and apparatus for reducing power consumption in processor-based system by interrupting the main system power supply during periods of inactivity. Existing input/output circuitry is powered from a constant auxiliary power source to monitor system interrupts which are used to generate power events that control the on/off state of the main system power supply.
-
Citations
11 Claims
-
1. An apparatus for reducing power consumption in a processor-based system, said apparatus comprising:
-
means for monitoring a processor-selected plurality of input/output events occurring in said processor-based system and for generating a dedicated power interrupt in response to the occurrence of any of said events; static logic state means for receiving said dedicated power interrupt and generating an output signal which alternates between a first logic state and a second logic state in response to each occurrence of said dedicated power interrupt; and a power supply for connection to a power source and having an on state and an off state, said power supply including means for conveying power from said power source to said processor-based system when said power supply is in said on state and interrupting said power to said processor-based system when said power supply is in said off state, and means, responsive to said output signal, for placing said power supply in said on state when said output signal is in said first logic state and in said off state when said output signal is in said second logic state. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An apparatus for reducing power consumption in a processor-based system, said apparatus comprising:
-
means for monitoring a processor-selected input/output function of said processor-based system and for generating a block interrupt in response to the occurrence of said function; interrupt steering means having a first input for receiving said block interrupt, a second input for receiving a control signal, a first output for generating a system interrupt to said processor-based system and a second output for generating a power event signal, the system interrupt being generated upon receipt of said block interrupt when the control signal is in a first control state and said power event signal being generated upon receipt of said block interrupt when the control signal is in a second control state; static logic state means, responsive to said power event signal, for generating an output signal which alternates between a first logic state and a second logic state in response to each occurrence of said power event signal; and a power supply for connection to a power source and having an on state and an off state, said power supply including means for conveying power from said power source to said processor-based system when said power supply is in said on state and interrupting said power to said processor-based system when said power supply is in said off state, and means, responsive to said output signal, for placing said power supply in said on state when said output signal is in said first logic state and in said off state when said output signal is in said second logic state. - View Dependent Claims (7, 8, 9, 10, 11)
-
Specification