×

Isolator

  • US 5,719,792 A
  • Filed: 10/17/1995
  • Issued: 02/17/1998
  • Est. Priority Date: 10/17/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. An information system comprising an information network and a station apparatus capable of receiving information from the network and sending a command to the network, the network capable of simultaneous transmission to the station apparatus of the information and reception from the station apparatus of the command, the command lying in a first range of frequencies and the information lying in a second non-overlapping range of frequencies, and an isolator comprising a first diplex filter having an input/output (I/O) port for signals with frequencies in both the first and second ranges, an output port for signals with frequencies in one of the first and second ranges, and an input port for signals with frequencies in the other of the first and second ranges, a second diplex filter having an I/O port for signals with frequencies in both the first and second ranges, an input port for signals with frequencies in said one of said first and second ranges, an output port for signals with frequencies in said other of said first and second ranges, a first circuit having a bandwidth including said one range for providing a first signal path between the output port of the first diplex filter and the input port of the second diplex filter, a second circuit having a bandwidth including said other range for providing a second signal path between the output port of the second diplex filter and the input port of the first diplex filter, the second signal path including a first switch having a first switch first input port, a first switch first output port, and a first switch control port, a third circuit for sensing the command, the third circuit coupled to the first switch control port for operating the first switch in response to the sensed command to connect the first switch first input port and first switch first output port to permit the command to flow in the second circuit from the second diplexer I/O port to the first diplexer I/O port.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×