Multiple storage planes read only memory integrated circuit device and method of manufacture thereof
First Claim
1. A method of manufacture of a ROM structure on a doped silicon semiconductor substrate having a surface, said method comprising said the steps as follows:
- forming a dielectric layer on said surface of said substrate,forming a first array of bitlines in said substrate at said surface below said dielectric layer,forming a first parallel array of wordlines over said dielectric layer, said first array of wordlines being orthogonally oriented relative to said first array of bitlines,forming a gate oxide layer covering said wordlines and exposed portions of said dielectric layer,forming a first thin film polysilicon layer over said gate first dielectric layer comprising a second array of alternating parallel bitlines and channel regions, said second array of bitlines and channel regions being orthogonally disposed relative to said first wordline array.
1 Assignment
0 Petitions
Accused Products
Abstract
A ROM memory array comprises a doped silicon substrate having a surface with a first array of parallel bitlines formed in the substrate at the surface with an array of channel regions between the bitlines. A dielectric layer is formed on the substrate with a wordline array composed of transversely disposed parallel conductors formed on the dielectric layer, with the bitlines and the channel regions and the wordline array forming an array of field effect transistors. A gate oxide layer is formed over the wordlines. A thin film polysilicon storage plane is formed over the gate oxide layer with a second array of alternating parallel bitlines and channel regions formed in the thin film polysilicon storage plane. The second array of bitlines and channel regions is orthogonally disposed relative to the wordline array and the second array of bitlines is formed in a storage plane over an interpolysilicon oxide dielectric isolation layer. The wordline array and the second array of parallel bitlines and channel regions form an array of thin film transistors.
-
Citations
20 Claims
-
1. A method of manufacture of a ROM structure on a doped silicon semiconductor substrate having a surface, said method comprising said the steps as follows:
-
forming a dielectric layer on said surface of said substrate, forming a first array of bitlines in said substrate at said surface below said dielectric layer, forming a first parallel array of wordlines over said dielectric layer, said first array of wordlines being orthogonally oriented relative to said first array of bitlines, forming a gate oxide layer covering said wordlines and exposed portions of said dielectric layer, forming a first thin film polysilicon layer over said gate first dielectric layer comprising a second array of alternating parallel bitlines and channel regions, said second array of bitlines and channel regions being orthogonally disposed relative to said first wordline array. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification