Thermally enhanced flip chip package and method of forming
First Claim
Patent Images
1. A method of forming a flip chip package, comprising:
- providing a substrate member having a plurality of electrical contacts disposed thereon;
providing a flip chip having a plurality of electrical contacts disposed on a lower surface, a planar upper surface, and a plurality of edge surfaces extending between said lower and said upper surfaces;
connecting the electrical contacts of said flip chip with selected ones of the electrical contacts on said substrate;
providing a thermally conductive planar member having a plurality of peripherally disposed edge surfaces;
placing said thermally conductive planar member in thermally conductive communication with said upper surface of the flip chip;
placing said thermally conductive planar member, said flip chip, and said substrate member in a mold cavity wherein a predefined portion of said substrate member cooperates with said mold cavity to define a sealable cavity;
injecting a moldable dielectric material into said sealable cavity;
curing said moldable dielectric material and thereby forming a sealed rigid dielectric covering about the edge surfaces of said thermally conductive planar member, the edge surfaces of said flip chip, and said predefined portion of said substrate member and forming an encapsulated flip chip package comprising said thermally conductive planar member, said flip chip, and said predefined portion of said substrate member; and
removing said flip chip package from said sealed covering.
3 Assignments
0 Petitions
Accused Products
Abstract
A thermally conductive planar member is in thermally conductive communication with a flip chip encapsulated within a dielectric material that surrounds portions of the thermally conductive planar member, the flip-chip, and a predefined portion of a substrate member. The present invention provides a flip chip package having pick-and-place capability without the thermal resistance disadvantage of capped chip packages.
-
Citations
3 Claims
-
1. A method of forming a flip chip package, comprising:
-
providing a substrate member having a plurality of electrical contacts disposed thereon; providing a flip chip having a plurality of electrical contacts disposed on a lower surface, a planar upper surface, and a plurality of edge surfaces extending between said lower and said upper surfaces; connecting the electrical contacts of said flip chip with selected ones of the electrical contacts on said substrate; providing a thermally conductive planar member having a plurality of peripherally disposed edge surfaces; placing said thermally conductive planar member in thermally conductive communication with said upper surface of the flip chip; placing said thermally conductive planar member, said flip chip, and said substrate member in a mold cavity wherein a predefined portion of said substrate member cooperates with said mold cavity to define a sealable cavity; injecting a moldable dielectric material into said sealable cavity; curing said moldable dielectric material and thereby forming a sealed rigid dielectric covering about the edge surfaces of said thermally conductive planar member, the edge surfaces of said flip chip, and said predefined portion of said substrate member and forming an encapsulated flip chip package comprising said thermally conductive planar member, said flip chip, and said predefined portion of said substrate member; and removing said flip chip package from said sealed covering. - View Dependent Claims (2, 3)
-
Specification