Method for forming integrated circuit structure
First Claim
1. A method of fabrication of an integrated circuit structure comprising:
- providing an integrated circuit substrate having a planar surface and a plurality of steep-sided trenches defined therein;
filling the trenches with at least one trench filling layer comprising a semiconductor material selected from the group consisting polycrystalline and amorphous semiconductor materials;
planarizing the substrate surface by a step of chemical mechanical polishing to remove parts of the at least one trench filling layer extending above a surface of the substrate, thereby forming a plurality of trench regions filled with semiconductor material and each having a fully planarized surface substantially coplanar with the substrate surface;
and then forming semiconductor devices in the semiconductor substrate and in the semiconductor filled trench regions.
5 Assignments
0 Petitions
Accused Products
Abstract
A integrated circuit structure and a method of fabrication thereof are provided. In particular, fully planarized, trench isolated semiconductor regions, e.g. comprising doped polysilicon, are provided in an integrated circuit substrate. These polysilicon regions have a smooth surface, substantially coplanar with the substrate surface, provided by chemical mechanical polishing. The near zero topography substrate provides for formation thereon of integrated circuit structures including e.g. capacitors, resistors, thin film capacitors, and interconnects, in the polysilicon trench regions at the same process level as devices formed in the semiconductor substrate. Thus a simple and flexible process for formation of improved device structures is provided, compatible with known Bipolar, CMOS and Bipolar-CMOS processes.
47 Citations
9 Claims
-
1. A method of fabrication of an integrated circuit structure comprising:
-
providing an integrated circuit substrate having a planar surface and a plurality of steep-sided trenches defined therein; filling the trenches with at least one trench filling layer comprising a semiconductor material selected from the group consisting polycrystalline and amorphous semiconductor materials; planarizing the substrate surface by a step of chemical mechanical polishing to remove parts of the at least one trench filling layer extending above a surface of the substrate, thereby forming a plurality of trench regions filled with semiconductor material and each having a fully planarized surface substantially coplanar with the substrate surface; and then forming semiconductor devices in the semiconductor substrate and in the semiconductor filled trench regions. - View Dependent Claims (2, 3)
-
-
4. A method of fabrication of an integrated circuit structure comprising:
-
providing an integrated circuit substrate having a planar surface and a plurality of steep-sided trenches defined therein; filling the trenches by steps comprising; lining the trenches with a layer of dielectric and then filling the trenches with at least one trench filling layer comprising a semiconductor material; planarizing the substrate surface by a step of chemical mechanical polishing to remove parts of the at least one trench filling layer and layer of dielectric extending above a surface of the substrate, thereby forming a plurality of trench regions filled with semiconductor material and each having a fully planarized surface substantially coplanar with the substrate surface; and then forming semiconductor devices in the semiconductor substrate and in the semiconductor filled trench regions; wherein the step of filling the trenches with at least one trench filling layer comprising a semiconductor material comprises filling the trench with a semiconductor material selected from the group consisting polycrystalline silicon or amorphous silicon. - View Dependent Claims (7, 8)
-
-
5. A method of fabrication of an integrated circuit structure comprising:
-
providing an integrated circuit substrate having a planar surface and a plurality of steep-sided trenches defined therein; filling the trenches by steps comprising; lining the trenches with a layer of dielectric and then filling the trenches with at least one trench filling layer comprising a semiconductor material; planarizing the substrate surface by a step of chemical mechanical polishing to remove parts of the at least one trench filling layer and layer of dielectric extending above a surface of the substrate, thereby forming a plurality of trench regions filled with semiconductor material and each having a fully planarized surface substantially coplanar with the substrate surface; and then forming semiconductor devices in the semiconductor substrate and in the semiconductor filled trench regions; wherein the substrate is provided having a chemical mechanical polish resistant layer. - View Dependent Claims (9)
-
-
6. A method of fabrication of an integrated circuit structure comprising:
-
providing an integrated circuit substrate having a planar surface and a plurality of steep-sided trenches defined therein; filling the trenches by steps comprising; lining the trenches with a layer of dielectric and then filling the trenches with at least one trench filling layer comprising a semiconductor material; planarizing the substrate surface by a step of chemical mechanical polishing to remove parts of the at least one trench filling layer and layer of dielectric extending above a surface of the substrate, thereby forming a plurality of trench regions filled with semiconductor material and each having a fully planarized surface substantially coplanar with the substrate surface; and then forming semiconductor devices in the semiconductor substrate and in the semiconductor filled trench regions; wherein the step of lining the trenches with a layer of dielectric comprises depositing a conformal layer of dielectric in each trench.
-
Specification