×

Tool, system and method for dynamic timing analysis in a plural-instance digital system simulation

  • US 5,726,918 A
  • Filed: 06/05/1995
  • Issued: 03/10/1998
  • Est. Priority Date: 06/05/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. For use with a logic simulator wherein one or more defined logic cell(s) contain(s) plural interconnected primitives, a method for performing timing analysis on pins at the boundary of the cell, said method comprising the steps of:

  • defining plural bitfields for each pin at the boundary of the cell, each of plural bits of which corresponds with a timing parameter of the cell, with a first bitfield representing the timing parameters associated with a former state of a given pin, with a second bitfield representing the timing parameters associated with a present state of the given pin that is different from the former state of the given pin, and with a third bitfield representing the timing parameters associated with a stable state of the given pin; and

    producing a bitwise logic combination of such plural bitfields for a selected one or more of the pins; and

    determining the timing of state changes of the pins based upon such logic combination.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×