×

User defined port and protocol scheme for a programmable logic controller

  • US 5,727,170 A
  • Filed: 12/29/1994
  • Issued: 03/10/1998
  • Est. Priority Date: 12/29/1994
  • Status: Expired due to Term
First Claim
Patent Images

1. A programmable logic controller, operable to communicate with external hardware under one of a plurality of predefined communication protocols different from resident communication protocols of said programmable logic controller, said controller comprising:

  • a communications port responsive to a predetermined condition for switching between a first mode of communications for communicating between the programmable logic controller and the external hardware using one of the plurality of communication protocols, and a second mode of communications for communicating between the programmable logic controller and a programming device using one of the resident communication protocols;

    a memory for storing a resident program said memory being configurable with one of the plurality of communication protocols;

    a removable memory cartridge for at least one of i) uploading the resident program from the memory to the removable memory cartridge and ii) downloading the resident program to the memory from the removable memory cartridge, the program being configurable with one of the plurality of communication protocols;

    processing means, coupled to the memory and coupled to the communications port, for executing the resident program for transferring a plurality of data values between said programmable logic controller and said external hardware, and for detecting the predetermined condition and causing the communications port to switch from the second mode to the first mode of communications;

    input means for receiving input data values of the plurality of data values from said external hardware, said input means being coupled to said processing means; and

    ,output means for transmitting output data values of the plurality of data values to said external hardware, said output means being coupled to said processing means.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×