Identification system reader with multiplexed antennas
First Claim
Patent Images
1. An electronic system comprising:
- circuitry for processing a signal;
a plurality of antennas;
a plurality of switches wherein each of said switches is coupled between said circuitry for processing and a corresponding one of said antennas, each of said switches including first and second power MOSFETs each having a source and a drain, wherein the source of the first MOSFET is coupled to the source of the second MOSFET; and
circuitry for selecting at most one of said plurality of switches to be on.
2 Assignments
0 Petitions
Accused Products
Abstract
An electronic system 8 is disclosed herein. The system includes circuitry 10 for processing a signal and a plurality of antennas 12a-12b. A plurality of switches 22a-22b are also included. Each of the switches 22a-22b is coupled between the processing circuitry 10 and a corresponding one of the antennas 12a-12b. Each of the switches 22a-22b includes first and second power MOSFETs where the source of the first MOSFET is coupled to the source of the second MOSFET. The system further includes circuitry 28 for selecting of one of the plurality of switches 22a-22b to be on.
-
Citations
19 Claims
-
1. An electronic system comprising:
-
circuitry for processing a signal; a plurality of antennas; a plurality of switches wherein each of said switches is coupled between said circuitry for processing and a corresponding one of said antennas, each of said switches including first and second power MOSFETs each having a source and a drain, wherein the source of the first MOSFET is coupled to the source of the second MOSFET; and circuitry for selecting at most one of said plurality of switches to be on. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A switch/driver circuit for selectively coupling a first node to a second node, said circuit comprising:
-
a first power MOSFET with a source, a drain and a gate, said drain coupled to said first node; a second power MOSFET transistor with a source, a drain and a gate, said drain coupled to said second node and said source coupled to said source of said first MOSFET; a bipolar transistor with an emitter, a collector and a base, said base coupled to the gates of said first and second MOSFETs; a first diode coupled to a high voltage node; a zener diode coupled between said first diode and the emitter of said bipolar transistor; a first resistor coupled between said collector and said first diode; and circuitry for coupling a select signal from a select circuit to said switch/driver circuit such that said switch/driver circuit is galvanically isolated from said select circuit. - View Dependent Claims (10, 11, 12)
-
-
13. A reader for an identification system comprising:
-
interrogator processing circuitry; a transformer coupled to said interrogator processor circuitry, said transformer including first and second antenna nodes; at least one resonant capacitor with a first terminal coupled to said first antenna node; a plurality of antennas each including first and second terminals, wherein the first terminal of each antenna is coupled to said second antenna node of said transformer; a plurality of switches wherein each switch is associated with a corresponding one of said antennas, each switch having a first node and a second node wherein said first node is coupled to a second terminal of said resonant capacitor and wherein said second node is coupled to the second terminal of said corresponding antenna; a plurality of driver circuits wherein each driver circuit is coupled as to drive a corresponding one of said switches, each driver circuit including a supply node which is coupled to said second antenna node of said transformer; channel selection circuitry for providing a plurality of select signals wherein each of said select signals is coupled to a corresponding one of said driver circuits, said channel selection circuit being galvanically isolated from each of said driver circuits, said select signals provided to couple at most one of said plurality of antennas to said interrogator processing circuitry. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification