MOS transistor and fabrication process therefor
First Claim
1. An MOS transistor comprising:
- a semiconductor substrate having a field region;
a gate electrode formed on the semiconductor substrate through the intermediatry of a gate insulating film; and
source/drain regions formed in the semiconductor substrate;
wherein the field region including at least a lower insulating film and an upper insulating film made of a material permitting the upper insulating film to be selectively etched with respect to the lower insulating film;
the gate electrode being configured such that the gate length of a top surface thereof is greater than the gate length of a bottom surface thereof facing a channel region positioned between the source/drain regions;
the gate electrode having a sidewall spacer formed of a sidewall insulating layer made of the lower insulating film and a material permitting the sidewall insulating layer to be selectively etched with respect to the upper insulating film, the sidewall spacer contacting a side wall of the gate electrode for covering an outer periphery of the channel region; and
the channel region being substantially leveled with the source/drain regions.
1 Assignment
0 Petitions
Accused Products
Abstract
An MOS transistor comprises a semiconductor substrate having a field region; a gate electrode formed on the semiconductor substrate through the intermediatry of a gate insulating film; and source/drain regions formed in the semiconductor substrate; wherein the field region including at least a lower insulating film and an upper insulating film made of a material permitting the upper insulating film to be selectively etched with respect to the lower insulating film; the gate electrode being configured such that the gate length of a top surface thereof is greater than the gate length of a bottom surface thereof facing a channel region positioned between the source/drain regions; the gate electrode having a sidewall spacer formed of a sidewall insulating layer made of the lower insulating film and a material permitting the sidewall insulating layer to be selectively etched with respect to the upper insulating film, the sidewall spacer contacting a side wall of the gate electrode for covering an outer periphery of the channel region; and the channel region being substantially leveled with the source/drain regions.
69 Citations
10 Claims
-
1. An MOS transistor comprising:
-
a semiconductor substrate having a field region; a gate electrode formed on the semiconductor substrate through the intermediatry of a gate insulating film; and source/drain regions formed in the semiconductor substrate; wherein the field region including at least a lower insulating film and an upper insulating film made of a material permitting the upper insulating film to be selectively etched with respect to the lower insulating film; the gate electrode being configured such that the gate length of a top surface thereof is greater than the gate length of a bottom surface thereof facing a channel region positioned between the source/drain regions;
the gate electrode having a sidewall spacer formed of a sidewall insulating layer made of the lower insulating film and a material permitting the sidewall insulating layer to be selectively etched with respect to the upper insulating film, the sidewall spacer contacting a side wall of the gate electrode for covering an outer periphery of the channel region; andthe channel region being substantially leveled with the source/drain regions. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A process for fabricating an MOS transistor, comprising the steps of:
-
(i) forming a lower insulating film and an upper insulating film on the entire surface of a semiconductor substrate, and forming an opening extending to the lower insulating film in the upper insulating film on a channel region and a periphery portion of the channel region; (ii) forming a sidewall insulating layer of a material permitting the sidewall insulating layer to be selectively etched with respect to the upper insulating films on a side wall of the opening formed in the upper insulating film, and removing a portion of the lower insulating film which is present in the bottom of the opening and does not underlie the sidewall insulating layer to expose the semiconductor substrate; (iii) forming a gate insulating film on the exposed semiconductor substrate; (iv) forming a gate electrode on the gate insulating film so that at least a portion of the sidewall insulating layer is covered therewith; and (v) removing a portion of the upper insulating film which overlies regions where source/drain regions are to be formed, to form a sidewall spacer contacting a side wall of the gate electrode. - View Dependent Claims (7, 8, 9, 10)
-
Specification