×

Digital logic simulation/emulation system

  • US 5,748,875 A
  • Filed: 06/12/1996
  • Issued: 05/05/1998
  • Est. Priority Date: 06/12/1996
  • Status: Expired due to Fees
First Claim
Patent Images

1. A digital logic simulation/emulation system comprising:

  • a computer program digital-logic simulation process executed by a digital computer for modeling a digital logic system;

    a hardware pod that;

    is adapted for being coupled to a digital logic circuit;

    includes a configurable-logic integrated circuit ("IC") which is arranged to include a plurality of stimulus/response cells for providing stimulus signals to the digital logic circuit during a stimulation-response cycle, and for receiving responses from the digital logic circuit during the stimulation-response cycle; and

    further includes a communication port for receiving stimulation-control data to be transmitted to the configurable-logic IC for controlling stimulation of the digital logic circuit by the configurable-logic IC during the stimulation-response cycle, and for receiving for transmission from said hardware pod response data which the configurable-logic IC receives from the digital logic circuit in response to stimulation thereof during the stimulation-response cycle; and

    a server process, coupled both to said digital-logic simulation process and to said hardware pod, for exchanging stimulation-control data and response data between said digital-logic simulation process and said hardware pod, whereby said digital-logic simulation process may transmit stimulation-control data through said server process to said hardware pod for controlling stimulation of the digital logic circuit by the stimulus/response cells during the stimulation-response cycle, and whereby said digital-logic simulation process may receive from said hardware pod through said server process response data from stimulus/response cells of the configurable-logic IC that reports the response of the digital logic circuit to stimulation during the stimulation-response cycle.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×