High speed packet switch
First Claim
Patent Images
1. In combination in a packet switching system:
- a plurality of output modules;
a plurality of input modules for directing a packet to one of said plurality of output modules;
a plurality of packet mux modules;
an input bus to transmit packets from the packet mux modules to said plurality of input modules;
a routing bus to broadcast packets from said input modules to said plurality of output modules;
a selection bus for transmitting signals from input medolues to output modules for selecting packets from the routing bus for storage each output module including;
output buffers for storing packets;
a crosspoint switch to allow even filling of said output buffers.
1 Assignment
0 Petitions
Accused Products
Abstract
A high speed packet switch which is inherently non-blocking, requires a minimum amount of buffering, is modular and degrades gracefully with failures. The output destination buffers can each absorb data at the full switch rate to avoid contention and they are filled evenly to minimize buffer size. The architecture only requires few parts types (multiplexers, demultiplexers and crosspoint switches) to operate at high speeds. The output list offers considerable flexibility in the way the data is output, whether it is by priority and/or by time division multiplexed sub destinations.
24 Citations
8 Claims
-
1. In combination in a packet switching system:
-
a plurality of output modules; a plurality of input modules for directing a packet to one of said plurality of output modules; a plurality of packet mux modules;
an input bus to transmit packets from the packet mux modules to said plurality of input modules;a routing bus to broadcast packets from said input modules to said plurality of output modules; a selection bus for transmitting signals from input medolues to output modules for selecting packets from the routing bus for storage each output module including; output buffers for storing packets; a crosspoint switch to allow even filling of said output buffers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification