Reduced area of crossbar and method of operation
First Claim
Patent Images
1. A multi-processing system comprising:
- a plurality of n processors, each of said processors operable from an instruction stream provided from a memory source for controlling a process, said process relying on the movement of data to and from one or more addressable memories, each processor having a data port and a separate instruction port;
a plurality of m memory sources, each memory source having a unique addressable space;
switch matrix having first links connected to said memories, second links connected to said data ports of said processors and a selectively splittable third link having n splittable sections, each splittable section connected to said instruction port of a corresponding one of said processors, said switch matrix selectively connecting said first and second links whereby said data port of each of said processors may access any of said m memory sources, said switch matrix selectively connecting said first links and said third link when said third link is split for supplying said instruction stream for each of said processors from a corresponding memory source and said switch matrix selectively connecting said first links and said third link when said third link is not split for supplying said instruction stream for each of said processors from a predetermined common memory source.
0 Assignments
0 Petitions
Accused Products
Abstract
There is disclosed a multi-processor system and method arranged, in one embodiment, as an image and graphics processor. The image processor is structured with several individual processors all having communication links to several memories. A crossbar switch serves to establish the processor memory links. The entire image processor, including the individual processors, the crossbar switch and the memories, is contained on a single silicon chip.
270 Citations
26 Claims
-
1. A multi-processing system comprising:
-
a plurality of n processors, each of said processors operable from an instruction stream provided from a memory source for controlling a process, said process relying on the movement of data to and from one or more addressable memories, each processor having a data port and a separate instruction port; a plurality of m memory sources, each memory source having a unique addressable space; switch matrix having first links connected to said memories, second links connected to said data ports of said processors and a selectively splittable third link having n splittable sections, each splittable section connected to said instruction port of a corresponding one of said processors, said switch matrix selectively connecting said first and second links whereby said data port of each of said processors may access any of said m memory sources, said switch matrix selectively connecting said first links and said third link when said third link is split for supplying said instruction stream for each of said processors from a corresponding memory source and said switch matrix selectively connecting said first links and said third link when said third link is not split for supplying said instruction stream for each of said processors from a predetermined common memory source. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. The method of operating a multi-processing system having a plurality of n processors, each processor operable from an instruction stream provided from a memory source for controlling a process relying upon movement of data to and from one or more addressable memory spaces, each processor having at least one data port and a separate instruction port, a plurality of m memory sources, each memory source having a unique addressable memory space and a switch matrix connected to the data port and the instruction port of the n processors and to the m memory sources, said switch matrix containing a plurality of crosspoints, said method comprising the steps of:
-
selectively connecting via the switch matrix the data port of each of said n processors to any of said m memory sources; selectively connecting via the switch matrix the instruction port of each of said n processors to only a predetermined corresponding subset of said m memory sources; and operating said crosspoints on a cycle by cycle basis to effect said interconnecting of processors and memories. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
-
25. An image processing system comprising:
-
a master processor for controlling said image processing system, said master processor having a data port; a plurality of n processors, each of said processors operable from an instruction stream provided from a memory source for controlling a process, said process relying on the movement of data to and from one or more addressable memories, each processor having a data port and an instruction port; a plurality of m memory sources, each memory source having a unique addressable space; a switch matrix having first links each connected to a corresponding one of said m memories sources, second links each connected to a corresponding one of said data port of said master processor and said data ports of said n processors and a selectively splittable third link having n splittable sections, each splittable section connected to a corresponding one of said instruction ports of said n processors, said switch matrix selectively connecting said first and second links whereby said data port of said master processor may access any of said m memory sources, selectively connecting said first and second links whereby said data port of each of said processors may access any of said m memory sources, selectively connecting said first links and said third link when said third link is not split for connecting said instruction port of each of said processors to a predetermined common memory source, and selectively connecting said first links and said third link when said third link is split for connecting said instruction port of each of said processors to a corresponding one of said m memory sources. - View Dependent Claims (26)
-
Specification