Integrated circuit having function blocks operating in response to clock signals
First Claim
1. A semiconductor integrated circuit comprising:
- A first function block opening in accordance with a first supplied system clock signal;
a plurality of second function blocks operating in accordance with a second supplied system clock signal;
a clock control circuit receiving a predetermined clock signal and including a clock signal generation circuit operating with a variable frequency division ratio and generating a first system clock signal by dividing the predetermined clock signal;
a first clock signal line for supplying the first system clock signal as the first supplied system clock signal to the first function block; and
a second clock signal line for commonly supplying the second function blocks with a second system clock signal having a second frequency as the second supplied system clock signal, the second system clock signal being generated on the basis of the predetermined clock signal.
2 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit comprising a clock pulse generator, peripheral function blocks and bus master modules. The peripheral function blocks are commonly supplied with a first system clock signal of a constant frequency generated on the basis of the output from the clock pulse generator. The bus master modules are fed with a second system clock signal generated on the basis of the pulse generator output. The frequency of the second system clock signal is variable and lower than that of the first system clock signal. The function blocks supplied with the first system clock signal are connected to a data bus separate from the one connected to the function blocks fed with the second system clock signal.
56 Citations
29 Claims
-
1. A semiconductor integrated circuit comprising:
-
A first function block opening in accordance with a first supplied system clock signal; a plurality of second function blocks operating in accordance with a second supplied system clock signal; a clock control circuit receiving a predetermined clock signal and including a clock signal generation circuit operating with a variable frequency division ratio and generating a first system clock signal by dividing the predetermined clock signal; a first clock signal line for supplying the first system clock signal as the first supplied system clock signal to the first function block; and a second clock signal line for commonly supplying the second function blocks with a second system clock signal having a second frequency as the second supplied system clock signal, the second system clock signal being generated on the basis of the predetermined clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A semiconductor integrated circuit comprising:
-
a plurality of function blocks having a clock signal generation circuit coupled to receive predetermined clocks and for generating internal clock signals of a plurality of phases and operating in accordance with the internal clock signals; and register means provided in common to the function blocks, the register means retaining control information corresponding to each of the function blocks for controlling selection of the corresponding function block; wherein the clock signal generation circuit includes a control circuit for selectively disabling the generation of the internal clock signals and outputting a signal of a predetermined state in accordance with the corresponding control information. - View Dependent Claims (11, 12)
-
-
13. A semiconductor integrated circuit comprising:
-
a first function block for performing first processing and exception handling in accordance with a first system clock signal; an event detection circuit for outputting, upon detection of an event, a request signal requesting the first function block to execute exception handling; second function blocks for generating events; and a control circuit for changing the frequency of the first system clock signal and setting the first system clock signal to a predetermined frequency in response to the request signal. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A semiconductor integrated circuit comprising:
-
a central processing unit wherein in response to a request for exception handling, the central processing unit retrieves information from a vector area in a memory corresponding to the requested exception handling, the central processing unit operating in accordance with a first system clock signal; an event detection circuit for detecting an event and outputting an exception handling request to the central processing unit; first register means for retaining information for designating the frequency of the first system clock signal; peripheral circuits each including a clock signal generation circuit for generating internal clock signals on the basis of a second system clock signal, the peripheral circuits operating in accordance with the internal clock signals; and second register means for retaining information for controlling the clock signal generation circuit generating the internal clock signals in each of the peripheral circuits; wherein the information to be loaded into the first and second register means upon request for exception handling is retained in an area in the memory corresponding to the vector area, wherein the information is retrieved from the area in the memory corresponding to the vector area and loaded into the first and the second register means when exception handling is requested. - View Dependent Claims (20, 21)
-
-
22. A semiconductor integrated circuit having a plurality of function blocks operating in accordance with a system clock signal, the semiconductor integrated circuit comprising:
-
a clock signal generation circuit generating the clock signal; and a pre-scaler generating a first clock signal by dividing the clock signal by a frequency division ratio greater than a first frequency division ratio, the first clock signal being fed via clock signal lines to at least two function blocks within the plurality of function blocks; wherein one or more of the plurality of function blocks include a frequency divider for dividing the clock signal by a frequency division ratio smaller than the first frequency division ratio.
-
-
23. A semiconductor integrated circuit, comprising:
-
a CPU operating in response to a first clock signal; a plurality of peripheral modules operating in response to a second clock signal commonly supplied to each of the plurality of peripheral modules; and a clock controller receiving a predetermined clock signal, wherein the clock controller variably divides the predetermined clock signal to generate the first clock signal having a variable frequency in response to control information in a register, wherein the clock controller generates the second clock signal having a frequency based on the predetermined clock signal; wherein the frequency of the first clock signal is varied while the frequency of the second clock signal is not varied. - View Dependent Claims (24, 25, 26, 27, 28, 29)
-
Specification