Check reader utilizing sync-tags to match the images at the front and rear faces of a check

• US 5,784,503 A
• Filed: 04/07/1995
• Issued: 07/21/1998
• Est. Priority Date: 08/26/1994
• Status: Expired due to Term

• Current Assignee: Unisys Corporation
• Original Assignee: Unisys Corporation
• Inventors: Reasoner, George E. Jr., Smith, Gerald R., Edwards, Daniel R., Bleecker, John A. III
• Primary Examiner(s): Razavi, Michael T.
• Assistant Examiner(s): BOBYS, MARC P
• Application Number:
  US08/418,317
• Time in Patent Office: 1,201 Days
• Field of Search: 382/137, 382/138, 382/139, 382/140, 382/169, 382/190, 382/233, 382/239, 382/250, 382/305, 348/17, 348/159, 348/348, 358/261.1, 358/261.3, 358/335
• US Class Current: 382/306
• CPC Class Codes: G06T 9/007 Transform coding, e.g. discrete cosine transform

Abstract

An electronic document-imaging arrangement wherein imaging means generates imaging-bits representing a given document and transfers these bits on a "per-document basis" to various successive electronic processing stages and, finally, to a data base storage unit (DBS); this arrangement also including a tag stage for creating tag bits unique for each such imaged document; these tag bits to be transferred with the imaging bits for each document to each such processing stage that handles the imaging bits, on a per document basis, and finally to DBS interface means for final matching and removal of the tag bits.

Claims

1. An electronic Front/Rear check-imaging arrangement for detecting a malfunction which throws the Front/Rear image bits out of sync comprising:

imaging means which generates imaging-bits representing Front/Rear faces of a given check via digitizer means, with a common array of sync-tag bits embedded with the imaging bits for each said check in order to assure that the tag bits for such imaging bits of a given check are the same for both Front/Rear faces, these sets of imaging bits thereafter being transferred, on a "per-document basis", to various successive electronic compression and other processing stages wherein said compression is performed and completed in "real-time" and using N pairs of parallel compression paths and wherein a "FAULT" signal indicating said malfunction is generated when said sync-tag bits do not match and, operating in "real time", finally, to a data base storage means (DBS);

this arrangement also including sync-tag means constructed to create said sync-tag bits unique for each such imaged check-face and to transfer these sync-tag bits with the imaging bits for both check faces to each such processing stage for handling the Front/Rear imaging bits, on a per document basis, and finally to DBS interface means for final matching between faces, and removal of the sync-tag bits.

2. The invention of claim 1, wherein said tag bits are checked at some or all of said processing states.

3. The invention of claim 2, wherein said tag bits are embedded with the imaging bits for each check.

4. The invention of claim 3, wherein two or more imaging means are involved, each generating a respective set of imaging bits, with a common array of tag bits for each said check, these sets of imaging bits thereafter being presented to interface means, including compare means, to assure that the tag bits for such imaging bits of a given check are the same for both Front/Rear Faces.

5. The invention of claim 4, wherein said imaging means constitute Front and Rear camera means generating respective Front and Rear sets of imaging bits, each set being merged with common related set of tag bits uniquely identifying the common check.

6. The invention of claim 5, wherein said Front and Rear sets of imaging bits/tag bits are transferred to common processor stages via a single transfer stage (DT), along with "collateral bits" including "status bits" and wherein this transfer stage DT reads and checks each pair of tag bits before transferring the image bits/tag bits onward and causes a "FAULT" signal to be generated when they do not match.

7. The invention of claim 6, wherein all said pairs of bits are stored in Queue means in such transfer stage, and said transfer stage automatically issues INTERRUPT wherever its said Queue means is "Not Empty".

8. The invention of claim 7, wherein associated program means is adapted to generate said tag bits and to monitor the match thereof before allowing a "valid" final transfer to said storage means.

9. The invention of claim 8, wherein such "status bits" are also transferred with their associated image bits.

10. The invention of claim 1, wherein said electronic processing stages include a Histogram/Compressor stage (1/C) fed by Normalizing/Scaling means (N/S), and wherein said tag bits are transferred to said N/S means and thence to said H/C means.

11. The invention of claim 9, wherein said tag-bits are so transferred along with respective status bits, after the final scan of a check, using the same bus as for said imaging bits.

12. The invention of claim 10, wherein said N/S means includes "Last set register" means for storage of respective tag bits and later transfer to said H/C means.

13. The invention of claim 11, wherein said image bits are JPEG data bits and are input from said stage (H/C) to JPEG Data Buffer means in route to said final storage means.

14. The invention of claim 12, wherein said N/S means include Tag Register means input from DT interface means and output to H/C interface means.

15. The invention of claim 14, wherein said N/S means also includes "Last tag" register means input to said DT interface means.

16. The invention of claim 15, wherein said N/S means also includes Fault register means and Status register means.

17. The invention of claim 15, wherein said DT interface means includes Queue means adapted to automatically be interrupted when "Not empty" and to periodically remove the data at the head of said Tag Register means.

18. The invention of claim 16, wherein said stage (H/C) means is coupled to Compressed Image Data buffer means which, in turn, is coupled to input JPEG Buffer means.

19. The invention of claim 18, wherein both said buffer means are adapted to also store "status bits" with each imaging/tag bit set.

20. The invention of claim 14, wherein said N/S means comprises Master N/S, Means and Slave N/S means, each coupled to receive associated imaging/tag bits in parallel, and both are coupled to common compare means adapted to issue a "FAULT" signal if the tag bits therein do not match for a given set of imaging bits.

21. The invention of claim 18, wherein said "Status bits" are transferred with said imaging bits.