System and apparatus for blockwise encryption/decryption of data

• US 5,799,089 A
• Filed: 04/12/1996
• Issued: 08/25/1998
• Est. Priority Date: 10/14/1993
• Status: Expired due to Term

• Current Assignee: Irdeto B.V. (MultiChoice Group Ltd.)
• Original Assignee: Irdeto B.V. (MultiChoice Group Ltd.)
• Inventors: Kuhn, Gideon Jacobus, Rix, Simon Paul Ashley, Davies, Donald Watts
• Primary Examiner(s): CANGIALOSI, SALVATORE A
• Application Number:
  US08/624,541
• Time in Patent Office: 865 Days
• Field of Search: 380/29, 380/37, 380/46, 380/49
• US Class Current: 380/37
• CPC Class Codes: H04L 2209/125 Parallelization or pipelining, e.g. for accelerating processing of cryptographic operations
• CPC Class Codes: H04L 9/0637 Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]

Abstract

A system for encrypting and decrypting digital data wherein the data is divided in packets of N blocks X(1) . . . X(N) of 2^m bits, comprises an encryption device and a decryption device. The encryption device reverses the sequence of the blocks X(1) . . . X(N) before a XOR operation and next an encryption operation by means of an encryption algorithm E is carried out on each block of a packet. Thereby the following encrypted blocks Y(1) . . . Y(N) are formed: Y(1)=E X(N)+IV!, Y(i)=E X(N-i+1)+Y(i-1)! for i>1 and i≦N. The encrypted blocks Y(1) . . . Y(N) are transferred by a sender in reversed sequence Y(N) . . . Y(1) to a receiver. The decryption device at the receiver obtains the original blocks X(1) . . . X(N) by carrying out a decryption operation by means of a decryption algorithm D and next a XOR operation on each block Y(N) . . . Y(l) received. Thereby the original blocks are obtained as follows: X(i)=D Y(N-i+1)!+Y(N-i) for i=1, 2, . . . , N-1; X(N)=D Y(1)!+IV.

Claims

1. A system for encrypting and decrypting digital data, wherein the data is divided into packets of N blocks (X(1) . . . X(N)) of 2^m bits, said system comprising:

an encryption device having encryption means for performing a XOR operation (+) and then an encryption operation by means of an encryption algorithm (E) on each block of a packet, wherein encrypted blocks (Y(1) . . . Y(N)) are obtained according to

space="preserve" listing-type="equation">Y(1)=E X(N)+IV!

space="preserve" listing-type="equation">Y(i)=E X(N-i+1)+Y(i-1)! for i>

1 and i≦

N,

where IV is an initial vector, and wherein said encryption means reverses the sequence of the blocks (X(1) . . . X(N)) before carrying out the encryption and XOR operations, and wherein said encryption device includes means for reversing the encrypted blocks (Y(1) . . . Y(N)) before transferring the encrypted blocks (Y(1) . . . Y(N)); and

a decryption device having means for performing a decryption algorithm (D) and then the XOR operation on each encrypted block (Y(1) . . . Y(N)), wherein the original blocks (X(1) . . . X(N)) are obtained according to

space="preserve" listing-type="equation">X(i)=D Y(N-i+1)!+Y(N-1) for i=1, 2 . . . , N-1

space="preserve" listing-type="equation">X(N)=D Y(1)!+IV.

2. The system according to claim 1, wherein for carrying out the decryption algorithm the decryption device comprises a shift register with eight memory elements (0, 1, . . . 7) each having 2^k bits and a key register with eight memory elements (0, 1, . . . 7) of 2^k bits, said registers being controlled synchronously for shifting data in parallel in a direction of memory element (0) to memory element (7), wherein the output of memory element (7) is coupled to memory element (0), and wherein the output of memory element (6) of the shift register and the output of memory element (7) of the key register are subjected to a XOR operation and the output of the XOR operation is processed by a look-up table with 256 elements each having 2^k bits and the output obtained is applied to a XOR operation at the output of memory element (5) at the input of memory element (0), respectively.

3. The system according to claim 2, wherein the output of the look-up table is subjected to a permutation before the XOR operation ahead of the output of memory element (5).

4. The system according to claim 2, wherein the third memory element (3) receives as an input a XOR operation of the output of memory elements (2 and 7).

5. The system according to claim 2, wherein the original data loaded into the shift register is processed in eight steps, whereafter the key in the key register is advanced by one memory element, whereafter processing in eight steps is repeated a number of times before the decrypted data is retrieved from the shift register.

6. The system according to claim 1, wherein for carrying out the encryption algorithm (E) the encryption device comprises a shift register with eight memory elements (0, 1, . . . 7) each having 2^k bits and a key register with eight memory elements (0, 1, . . . 7) of 2^k bits, said registers being controlled synchronously for shifting data in parallel in a direction of memory element (7) to memory element (0), wherein the output of memory element (0) is coupled to memory element (7), and wherein the output of memory element (7) of the shift register and the output of memory element (0) of the key register are subjected to a XOR operation and the output of the XOR operation is processed by a look-up table with 256 elements each having 2^k bits and the output obtained is applied to a XOR operation at the input of memory element (5) and together with the output of the memory element (0) at the input of the memory element (7), respectively.

7. The system according to claim 6, wherein the output of the look-up table is subjected to a permutation before the XOR operation ahead of the input of memory element (5).

8. The system according to claim 6, wherein the second memory element (2) receives as input a XOR operation of the output of memory elements (0 and 3).

9. The system according to claim 6, wherein the original data loaded into the shift register is processed in eight steps, whereafter the key in the key register is advanced by one memory element, whereafter processing in eight steps is repeated a number of times before the encrypted data is retrieved from the shift register.

10. An encryption device for a system for encrypting and decrypting digital data, wherein the data is divided into packets of N blocks (X(1) . . . X(N)) of 2^m bits, the encryption device having encryption means for performing a XOR operation (+) and then an encryption operation by means of an encryption algorithm (E) on each block of a packet, wherein encrypted blocks (Y(1) . . . Y(N)) are obtained according to

11. A decryption device for a system for encrypting and decrypting digital data, wherein the data is divided into packets of N blocks (X(1) . . . X(N)) of 2^m bits and encrypted into packets of N blocks (Y(1) . . . Y(N)), the decryption device having means for performing a decryption algorithm (D) and then a XOR operation (+) on each encrypted block (Y(1) . . . Y(N)), wherein the original blocks (X(1) . . . X(N)) are obtained according to

12. A method for encrypting and decrypting digital data, wherein the data is divided into packets of N blocks (X(1) . . . X(N)) of 2^m bits, said system comprising:

reversing the blocks (X(1) . . . X(N)) of a packet;

encrypting the blocks (X(1) . . . X(N)), the step of encrypting including performing a XOR operation (+) and then an encryption operation by means of an encryption algorithm (E) on each block of a packet, wherein encrypted blocks (Y(1) . . . Y(N)) are obtained according to

space="preserve" listing-type="equation">Y(1)=E X(N)+IV!

space="preserve" listing-type="equation">Y(i)=E X(N-i+1)+Y(i-1)! for i>

1 and i≦

N,

where IV is an initial vector;

reversing the encrypted blocks (Y(1) . . . Y(N));

transferring the encrypted blocks (Y(1) . . . Y(N)) to a receiver; and

decrypting the encrypted blocks (Y(1) . . . Y(N), the step of decrypting including performing a decryption algorithm (D) and then the XOR operation on each encrypted block (Y(1) . . . Y(N)), wherein the original blocks (X(1) . . . X(N)) are obtained according to

space="preserve" listing-type="equation">X(i)=D Y(N-i+1)!+Y(N-i) for i=1, 2 . . . , N-1

space="preserve" listing-type="equation">X(N)=D Y(1)!+IV.