Insulated gate semiconductor device and method of manufacturing the same
First Claim
1. An insulated gate semiconductor device, comprising:
- a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface;
a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration;
a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer;
a fourth semiconductor layer of the second conductivity type which is selectively disposed on a portion of a surface of said third semiconductor layer;
a groove-shaped inner wall being at least one in number defining an opening which opens in a surface of said fourth semiconductor layer so as to extend in a direction along said surface of said fourth semiconductor layer, said groove-shaped inner wall extending along a depth direction thereof from said surface of said fourth semiconductor layer to said second semiconductor layer;
a fifth semiconductor layer of the first conductivity type which is disposed on said surfaces of said third and said fourth semiconductor layers to extend across said third and said fourth semiconductor layers, a junction between said fifth semiconductor layer and said fourth semiconductor layer being exposed to a surface, a bottom surface of said fifth semiconductor layer being located at a shallower position than a bottom surface of said fourth semiconductor layer, said fifth semiconductor layer having a higher impurity concentration than said fourth semiconductor layer;
an insulation film covering said inner wall and a surface of said fourth semiconductor layer which is continuous to said inner wall and is in the vicinity of said opening;
a control electrode which is disposed on a surface of said inner wall through said insulation film;
a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers; and
a second major electrode which is disposed on said second major surface of said first semiconductor layer.
1 Assignment
0 Petitions
Accused Products
Abstract
A parasitic transistor of an insulated gate semiconductor device does not easily turn on, so that an SOA of the insulated gate semiconductor device is improved. P+ semiconductor layers (45) having a higher impurity concentration than that N+ emitter layers (44) are disposed so that the P+ semiconductor layers (45) overlap adjacent edges of the N+ emitter layers (44) of a U-type IGBT and so that bottom portions of the P+ semiconductor layers (45) contact P base layers (43). An emitter electrode (51) contacts the P base layers (43) through the P+ semiconductor layers (45). A trench pitch is small, and therefore, a parasitic transistor which is formed by an N+ emitter region (4), a P base layer (3) and an N- layer (2) does not easily turn on.
-
Citations
24 Claims
-
1. An insulated gate semiconductor device, comprising:
-
a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface; a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration; a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer; a fourth semiconductor layer of the second conductivity type which is selectively disposed on a portion of a surface of said third semiconductor layer; a groove-shaped inner wall being at least one in number defining an opening which opens in a surface of said fourth semiconductor layer so as to extend in a direction along said surface of said fourth semiconductor layer, said groove-shaped inner wall extending along a depth direction thereof from said surface of said fourth semiconductor layer to said second semiconductor layer; a fifth semiconductor layer of the first conductivity type which is disposed on said surfaces of said third and said fourth semiconductor layers to extend across said third and said fourth semiconductor layers, a junction between said fifth semiconductor layer and said fourth semiconductor layer being exposed to a surface, a bottom surface of said fifth semiconductor layer being located at a shallower position than a bottom surface of said fourth semiconductor layer, said fifth semiconductor layer having a higher impurity concentration than said fourth semiconductor layer; an insulation film covering said inner wall and a surface of said fourth semiconductor layer which is continuous to said inner wall and is in the vicinity of said opening; a control electrode which is disposed on a surface of said inner wall through said insulation film; a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers; and a second major electrode which is disposed on said second major surface of said first semiconductor layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An insulated gate semiconductor device, comprising:
-
a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface; a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration; a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer; a fourth semiconductor layer of the second conductivity type which is selectively disposed on a portion of a surface of said third semiconductor layer; groove-shaped inner walls plural in number, each one thereof defining an opening which opens in a surface of said fourth semiconductor layer so as to extend in a direction along said surface of said fourth semiconductor layer, said groove-shaped inner walls extending along a depth direction thereof from said surface of said fourth semiconductor layer to said second semiconductor layer; a fifth semiconductor layer of the first conductivity type which is disposed on said surfaces of said third and said fourth semiconductor layers which are present between adjacent two of said groove-shaped inner walls so as to extend across said third and said fourth semiconductor layers in a configuration scattered along said adjacent two, a junction between said fifth semiconductor layer and said fourth semiconductor layer being exposed to a surface, said fifth semiconductor layer having a higher impurity concentration than said fourth semiconductor layer; an insulation film covering said groove-shaped inner walls, a portion of a surface of said fourth semiconductor layer which is continuous to and adjacent to said groove-shaped inner walls, and a portion of a surface of said fifth semiconductor layer which is adjacent to said portion of said surface of said fourth semiconductor layer; a control electrode which is disposed on surfaces of said groove-shaped inner walls through said insulation film; a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers; and a second major electrode which is disposed on said second major surface of said first semiconductor layer. - View Dependent Claims (8, 9, 10)
-
-
11. An insulated gate semiconductor device, comprising:
-
a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface; a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration; a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer; fourth semiconductor layers of the second conductivity type which are plural in number and are disposed parallel to each other in the shape of columns on a portion of a surface of said third semiconductor layer; groove-shaped inner walls plural in number defining openings respectively which open in respective surfaces of said fourth semiconductor layers so as to extend along said columns of said fourth semiconductor layers, said groove-shaped inner walls extending along a depth direction thereof from said surfaces of said fourth semiconductor layers to said second semiconductor layer; a fifth semiconductor layer of the first conductivity type which is disposed on said surfaces of said third and said fourth semiconductor layers to extend across said third and said fourth semiconductor layers, a junction between said fifth semiconductor layer and said fourth semiconductor layers being exposed to a surface, a bottom surface of said fifth semiconductor layer being located at a shallower position than bottom surfaces of said fourth semiconductor layers, said fifth semiconductor layer having a higher impurity concentration than said fourth semiconductor layers; an insulation film covering said groove-shaped inner walls and surfaces of said fourth semiconductor layers which are in the vicinity of said openings and are continuous to said groove-shaped inner walls; a control electrode which is disposed on surfaces of said groove-shaped inner walls through said insulation film; an interlayer insulation film which is disposed on a surface of said control electrode; a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers and said interlayer insulation film; and a second major electrode which is disposed on said second major surface of said first semiconductor layer. - View Dependent Claims (12, 13, 14, 15)
-
-
16. An insulated gate semiconductor device, comprising:
-
a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface; a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration; a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer; fourth semiconductor layers of the second conductivity type which are plural in number and are disposed parallel to each other in the shape of columns on a portion of a surface of said third semiconductor layer; groove-shaped inner walls plural in number defining openings respectively which open in respective surfaces of said fourth semiconductor layers so as to extend in a direction along said columns of said fourth semiconductor layers, said groove-shaped inner walls extending along a depth direction thereof from said surfaces of said fourth semiconductor layers to said second semiconductor layer; a fifth semiconductor layer of the first conductivity type which is disposed in a scattered configuration along said fourth semiconductor layers and on said surfaces of said third and said fourth semiconductor layers to extend across said third and said fourth semiconductor layers, a junction between said fifth semiconductor layer and said fourth semiconductor layers being exposed to a surface, said fifth semiconductor layer having a higher impurity concentration than said fourth semiconductor layers; an insulation film covering said groove-shaped inner walls, surfaces of said fourth semiconductor layers which are continuous to, adjacent to, and lying along said groove-shaped inner walls, and a portion of a surface of said fifth semiconductor layer which is in the vicinity of said fourth semiconductor layers; a control electrode which is disposed on surfaces of said groove-shaped inner walls through said insulation film; an interlayer insulation film which is disposed on a surface of said control electrode; a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers and said interlayer insulation film; and a second major electrode which is disposed on said second major surface of said first semiconductor layer. - View Dependent Claims (17, 18, 19)
-
-
20. An insulated gate semiconductor device, comprising:
-
a first semiconductor layer of a first conductivity type, said first semiconductor layer including a first major surface and a second major surface; a second semiconductor layer of a second conductivity type which is disposed on said first major surface of said first semiconductor layer, said second semiconductor layer having a low impurity concentration; a third semiconductor layer of the first conductivity type which is disposed on a surface of said second semiconductor layer; a fourth semiconductor layer of the second conductivity type which is formed on a surface of said third semiconductor layer so as to leave an exposed surface of said third semiconductor layer in a scattered configuration; a groove-shaped inner wall being at least one in number defining an opening which opens in a surface of said fourth semiconductor layer so as to extend in a direction along said surface of said fourth semiconductor layer, said groove-shaped inner wall extending along a depth direction thereof from said surface of said fourth semiconductor layer to said second semiconductor layer; an insulation film covering said groove-shaped inner wall, a portion of a surface of said fourth semiconductor layer which is in the vicinity of said opening and is continuous to said inner wall, and a portion of a surface of said third semiconductor layer which is adjacent to said fourth semiconductor layer; a control electrode which is disposed on surfaces of said groove-shaped inner walls through said insulation film; a first major electrode which is disposed on said surfaces of said fourth and said fifth semiconductor layers and said interlayer insulation film; and a second major electrode which is disposed on said second major surface of said first semiconductor layer. - View Dependent Claims (21, 22, 23, 24)
-
Specification