Memory system having programmable control parameters
DCFirst Claim
1. A memory system comprising:
- an array of memory cells arranged in a multiplicity of rows and a multiplicity of columns, with each cell located in one of the rows and one of the columns;
a memory controller, operably coupled to the array, said memory controller configured to control memory operations, with the memory operations comprising memory programming operations wherein the memory cells are programmed and memory reading operation wherein the memory cells are read;
a plurality of non-volatile data storage units, with the data storage units storing control parameter data used by the memory controller to control the memory operations; and
switching mode circuitry configured to switch the memory system between a normal operating mode wherein the cells of the array may be programmed and read and an alternative operating mode wherein the control parameter data in the data storage units can be either modified or accessed.
2 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A memory system capable of being configured for optimum performance after fabrication using control parameters stored in non-volatile data storage units. The system includes an array of memory cells, separate from the data storage units, arranged in a multiplicity of rows and a multiplicity of columns, with each cell located in one of the rows being coupled to a common word line and with each cell located in one of the columns being coupled to a common bit line. Control circuitry for controlling memory operations such as programming the memory cells and reading the memory cells when the memory system is in a normal mode of operation. The non-volatile data storage units store control parameter data used by the control means for controlling the memory operations, with the control parameters being modifiable when the memory system is placed in an alternative mode of operation as opposed the normal mode of operation. Once the memory has been fabricated and characterized, the control parameters can be selected for optimum memory performance and loaded into the data storage units.
280 Citations
70 Claims
-
1. A memory system comprising:
-
an array of memory cells arranged in a multiplicity of rows and a multiplicity of columns, with each cell located in one of the rows and one of the columns; a memory controller, operably coupled to the array, said memory controller configured to control memory operations, with the memory operations comprising memory programming operations wherein the memory cells are programmed and memory reading operation wherein the memory cells are read; a plurality of non-volatile data storage units, with the data storage units storing control parameter data used by the memory controller to control the memory operations; and switching mode circuitry configured to switch the memory system between a normal operating mode wherein the cells of the array may be programmed and read and an alternative operating mode wherein the control parameter data in the data storage units can be either modified or accessed. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory system comprising:
-
an array of memory cells arranged in a multiplicity of rows and a multiplicity of columns, with each cell located in one of the rows being coupled to a common word line and with each cell located in one of the columns being coupled to a common bit line; a memory controller, operably coupled to the array said memory controller configured to control memory operations, with the memory operations comprising programming operations to program the memory cells and reading operations to read the memory cells; a plurality of non-volatile data storage units, with the data storage units storing control parameter data used by the memory controller to control the memory operations; and modification circuitry, operably coupled to the data storage units, the modification circuitry configured to modify the control parameter data so as to alter the memory operations. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A memory system comprising:
-
an array of memory cells arranged in a multiplicity of rows and columns; a memory controller, operably coupled to the array of memory cells, configured to control reading and programming operations on the array of memory cells, with the reading and programming operations being controlled in response to control parameters; a data storage structure, operably coupled to the memory controller, said data storage structure configured to store the control parameters; and switching mode circuitry configured to switch the memory system between a normal operating mode wherein the memory reading and programming operations can be carried out and an alternative operating mode wherein the control parameters stored in the data storage structure can be altered. - View Dependent Claims (19, 20, 21, 22, 23, 24, 25, 26, 34)
-
- 27. The memory system of claim 27 wherein the data storage structure comprises an individual data storage unit configured to store each of the control parameters and a comparator circuit associated with each of the data storage units, with the comparator circuit operably coupled to the associated data storage unit and one of the memory terminals and configured to provide a comparator output based upon a comparison of a state of the control parameter stored in the data storage unit and a state of a compare signal applied to the memory terminal when the memory system is in the alternative operating mode.
-
35. A flash memory system implemented in an integrated circuit, said memory system comprising:
-
a plurality of memory terminals for providing an interface between the integrated circuit and an environment external to the integrated circuit; an array of flash memory cells arranged in a multiplicity of rows and columns; a memory controller, operably coupled to the array of flash memory cells, said memory controller configured to carry out memory programming, erasing and reading operations in response to a plurality of control parameters; a plurality of data storage units configured to store the control parameters; mode control circuitry configured to switch the memory system between a normal operating mode where the memory programming, erasing and reading operations can be carried out and an alternative operating mode where the control parameters can be altered by way of the memory terminals. - View Dependent Claims (36, 37, 38, 39, 40, 41, 42, 43, 44)
-
-
45. A method of controlling operation of a memory system having an array of memory cells arranged in a multiplicity of rows and columns, the method comprising the following steps:
-
placing the memory system to an alternative operating mode; storing a plurality of control parameters in data storage units separate from the array of memory cells; switching the memory system from the alternative operating mode to a normal operating mode; and programming data into the array of memory cells using the stored control parameters. - View Dependent Claims (46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62)
-
-
63. A method of controlling operation of a memory system having an array of memory cells arranged into a multiplicity of rows and columns, said method comprising the following steps:
-
applying control parameter data to terminals of the memory system; storing a plurality of control parameters in data storage units indicative of the applied control parameter data; programming data into the array of memory cells using the stored control parameters; reading data in the array of memory cells using the stored control parameters; and erasing data in the array using the stored control parameters. - View Dependent Claims (64, 65, 66, 67, 68, 69, 70)
-
Specification