Wireless packet data communications modem and method of use therein
First Claim
Patent Images
1. A wireless packet data communications modem, comprising:
- a transceiver having a control input, a modulator for impressing modulation on a radio frequency carrier, and a demodulator for providing a demodulated data signal,a logic unit, coupled to said modulator, said demodulator and said control input for providing, in response to a transmit data block received at said logic unit, a data wave form input to said modulator and for providing, responsive to said demodulated data signal, error corrected data blocks anda controller interface for interfacing with a computer and for providing said transmit data block from the computer to said logic unit and for providing said error corrected blocks from said logic unit to the computer.
4 Assignments
0 Petitions
Accused Products
Abstract
A computing device (100) including a wireless packet data communications modem (101) used in conjunction with a computer (103) to provide untethered access to data bases and other computer users. A method is provided for controlling data transmission and reception using the wireless packet data communications modem (101) in tandem with the computer (103). Two-way communications is achieved using a small, low-cost, light-weight wireless packet data communications modem contained in a housing, integral to a computing device, or a removable housing conforming to a PCMCIA industry standard.
21 Citations
23 Claims
-
1. A wireless packet data communications modem, comprising:
-
a transceiver having a control input, a modulator for impressing modulation on a radio frequency carrier, and a demodulator for providing a demodulated data signal, a logic unit, coupled to said modulator, said demodulator and said control input for providing, in response to a transmit data block received at said logic unit, a data wave form input to said modulator and for providing, responsive to said demodulated data signal, error corrected data blocks and a controller interface for interfacing with a computer and for providing said transmit data block from the computer to said logic unit and for providing said error corrected blocks from said logic unit to the computer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 23)
-
-
16. A wireless packet data communications modem, comprising:
-
a transceiver having a control input, a modulator for impressing modulation on a radio frequency carrier, and a demodulator for providing a demodulated data signal, a logic unit, coupled to said modulator, said demodulator and said control input, for providing, in response to a transmit data block received at said logic unit, a data wave form input to said modulator, said logic unit having de-interleaving, error correcting, and buffering functions responsive to said demodulated data signal, for error correcting, de-interleaving and buffering said demodulated data signal and for providing error corrected data blocks and a controller interface for interfacing with a computer and for providing said transmit data block from the computer to said logic unit and for providing said error corrected blocks from said logic unit to the computer. - View Dependent Claims (17, 18)
-
-
19. A wireless packet data communications modem, comprising:
-
a transceiver having a control input, a modulator for impressing modulation on a radio frequency carrier, and a demodulator for providing a demodulated data signal, a logic unit, coupled to said modulator, said demodulator and said control input, for providing, in response to a transmit data block received at said logic unit, a data wave form input to said modulator, said logic unit having at least error correcting functions responsive to said demodulated data signal, for error correcting said demodulated data signal and for providing error corrected data blocks, a computer comprising a host processor and a controller interface coupled to said computer and said logic unit for providing said transmit data block from said computer to said logic unit and for providing said error corrected blocks from said logic unit to said computer. - View Dependent Claims (20, 21, 22)
-
Specification