Dual usage memory selectively behaving as a victim cache for L1 cache or as a tag array for L2 cache
First Claim
1. A microprocessor architecture, the microprocessor architecture including a control means capable of providing a control signal the microprocessor architecture having:
- first cache memory means disposed on a first substrate for storing data;
first cache tag memory means disposed on the first substrate for storing data pertaining to the contents of the first cache memory means; and
second memory means disposed on the first substrate for storing data in a first mode of operation and for storing information relating to the contents of a second cache memory means in a second mode of operation, wherein the first and second modes of operation are determined by the control means.
1 Assignment
0 Petitions
Accused Products
Abstract
A microprocessor architecture including a first cache memory disposed on-chip for storing data along with an associated on-chip tag memory. A second memory is provided on-chip for storing data in a first mode of operation and for storing tags relating to the contents of a second cache memory in a second mode of operation. The mode of operation is set by control logic. The mode is selected by setting a bit in a mode control register. When the bit is set, the control logic changes the system from a first mode in which the second memory serves as additional on-chip cache memory to a second mode in which the second memory stores tags for an external level 2 cache memory. The invention provides a flexible cache structure in which increased on-chip cache is provided or tag memory area is provided for an off-chip level 2 cache.
-
Citations
12 Claims
-
1. A microprocessor architecture, the microprocessor architecture including a control means capable of providing a control signal the microprocessor architecture having:
-
first cache memory means disposed on a first substrate for storing data; first cache tag memory means disposed on the first substrate for storing data pertaining to the contents of the first cache memory means; and second memory means disposed on the first substrate for storing data in a first mode of operation and for storing information relating to the contents of a second cache memory means in a second mode of operation, wherein the first and second modes of operation are determined by the control means. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A microprocessor architecture, the microprocessor architecture including a control means capable of providing a control signal, the microprocessor architecture having:
-
a level 1 cache memory disposed on a first substrate for storing data; a level 1 cache tag memory disposed on the first substrate for storing data pertaining to the contents of the level 1 cache memory; and a second memory disposed on the first substrate for storing data in a first mode of operation and for storing information relating to the contents of a level 2 cache memory in a second mode of operation, wherein the first and second modes of operation are determined by the control means. - View Dependent Claims (10, 11, 12)
-
Specification