Method for forming a thin film transistor
First Claim
1. Method for forming a polycrystalline silicon (ploy-Si) film of a semiconductor device, said method comprising:
- forming a conductive layer on a substrate;
forming a dielectric layer on said substrate and said conductive layer;
forming a first layer on said dielectric layer;
forming a second layer on said first layer;
patterning a photoresist layer on said second layer;
defining a plurality of doped regions in said first layer and said second layer;
annealing said first layer and said second layer by a laser, thereby said first layer and said second layer are transformed to a polycrystalline silicon (poly-Si) layer;
patterning a channel region by etching portions of said poly-Si layer;
defining source and drain region in said poly-Si layer;
forming a source electrode and a drain electrode of said semiconductor device; and
forming a passivation layer on said source electrode, said drain electrode, said channel region and said dielectric layer.
3 Assignments
0 Petitions
Accused Products
Abstract
Method for forming a polycrystalline silicon (ploy-Si) film of a semiconductor device includes forming the gate electrode on a substrate and depositing a dielectric layer on the substrate and the conductive layer. Then a first layer (microcrystalline silicon:μc-Si) is formed on the dielectric layer and a second layer (hydrogenated amorphous silicon:a-Si:H) is deposited on the first layer. Noted that the polycrystalline silicon (poly-Si) can be fabricated by applying the laser annealing to the first layer and the second layer to transform them to poly-Si. Annealing the first layer and the second layer by laser, followed by fabricating the source and drain electrodes, thus the TFT with good electrical characteristics is fabricated.
-
Citations
27 Claims
-
1. Method for forming a polycrystalline silicon (ploy-Si) film of a semiconductor device, said method comprising:
-
forming a conductive layer on a substrate; forming a dielectric layer on said substrate and said conductive layer; forming a first layer on said dielectric layer; forming a second layer on said first layer; patterning a photoresist layer on said second layer; defining a plurality of doped regions in said first layer and said second layer; annealing said first layer and said second layer by a laser, thereby said first layer and said second layer are transformed to a polycrystalline silicon (poly-Si) layer; patterning a channel region by etching portions of said poly-Si layer; defining source and drain region in said poly-Si layer; forming a source electrode and a drain electrode of said semiconductor device; and forming a passivation layer on said source electrode, said drain electrode, said channel region and said dielectric layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. Method for forming a polycrystalline silicon (ploy-Si) film of a semiconductor device, said method comprising:
-
forming a conductive layer on a substrate said conductive layer comprising metal; forming a dielectric layer on said substrate and said conductive layer; forming a first layer on said dielectric layer, wherein said first layer comprises microcrystalline silicon (μ
c-Si);forming a second layer on said first layer, wherein said second layer comprises hydrogenated amorphous silicon (a-Si;
H);patterning a photoresist layer on said second layer; defining a plurality of doped regions in said first layer and said second layer; annealing said first layer and said second layer by a laser, thereby said first layer and said second layer are transformed to a polycrystalline silicon (poly-Si) layer; patterning a channel region by etching portions of said poly-Si layer; defining source and drain region in said poly-Si layer; forming a source electrode and a drain electrode of said semiconductor device; and forming a passivation layer on said source electrode, said drain electrode, said channel region and said dielectric layer. - View Dependent Claims (17, 18, 19, 20, 22, 23, 24, 25, 26, 27)
-
-
21. The method as clam 19, wherein said μ
- c-Si is of the thickness from about 3˜
12 nm.
- c-Si is of the thickness from about 3˜
Specification