Method of forming a multi-chip module from a membrane circuit
First Claim
1. A method of testing an integrated circuit having electrical contracts formed thereon spaced apart a distance of less than about 50 μ
- m, comprising the steps of;
providing a flexible tester membrane including a plurality of probe points formed on one surface thereof, and a plurality of integrated circuits attached to an opposing surface thereof for providing test signals to the probe points;
electrically interconnecting the integrated circuits to the probe points by conductors extending through the tester membrane; and
providing at least two of the probe points spaced apart less than about 50 μ
m.
2 Assignments
0 Petitions
Accused Products
Abstract
General purpose methods for the fabrication of integrated circuits from flexible membranes formed of very thin low stress dielectric materials, such as silicon dioxide or silicon nitride, and semiconductor layers. Semiconductor devices are formed in a semiconductor layer of the membrane. The semiconductor membrane layer is initially formed from a substrate of standard thickness, and all but a thin surface layer of the substrate is then etched or polished away. In another version, the flexible membrane is used as support and electrical interconnect for conventional integrated circuit die bonded thereto, with the interconnect formed in multiple layers in the membrane. Multiple die can be connected to one such membrane, which is then packaged as a multi-chip module. Other applications are based on (circuit) membrane processing for bipolar and MOSFET transistor fabrication, low impedance conductor interconnecting fabrication, flat panel displays, maskless (direct write) lithography, and 3D IC fabrication.
-
Citations
15 Claims
-
1. A method of testing an integrated circuit having electrical contracts formed thereon spaced apart a distance of less than about 50 μ
- m, comprising the steps of;
providing a flexible tester membrane including a plurality of probe points formed on one surface thereof, and a plurality of integrated circuits attached to an opposing surface thereof for providing test signals to the probe points; electrically interconnecting the integrated circuits to the probe points by conductors extending through the tester membrane; and providing at least two of the probe points spaced apart less than about 50 μ
m. - View Dependent Claims (2)
- m, comprising the steps of;
-
3. A method of forming a multi-chip module using a flexible inorganic membrane to interconnect the chips, comprising the steps of:
-
providing a flexible inorganic membrane; forming conductive traces on the membrane; and mounting a plurality of integrated circuit die to the membrane at the traces. - View Dependent Claims (4, 5, 6, 7, 8, 9, 10)
-
-
11. A method of bonding an integrated circuit die to a flexible membrane, comprising the steps of:
-
providing an integrated circuit die having at least one bonding pad formed overlying semiconductor devices of the integrated circuit die; and attaching the integrated circuit die to the flexible membrane by bonding the bonding pads to electrical traces on the membrane. - View Dependent Claims (12, 13)
-
-
14. A method of testing an integrated circuit comprising:
-
providing a flexible free standing circuit membrane including a semiconductor layer and a flexible low stress dielectric layer, and having at least 100 probe points formed on its principal surface; providing a source of pressure against a back surface of the membrane, thereby contacting the integrated circuit being tested with the probe points; and moving the integrated circuit being tested laterally relative to the circuit membrane while in contact with the probe points. - View Dependent Claims (15)
-
Specification