Apparatus and process for sampling a serial digital signal
First Claim
1. A process for sampling a serial digital signal (D) representative of recurring bits and having transitions, comprising the steps of phasing the digital signal with a clock signal (C) and sampling the digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of the digital signal, said phasing step including determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
1 Assignment
0 Petitions
Accused Products
Abstract
A process and apparatus for sampling a serial digital signal (D), which includes phasing of the digital signal with a clock signal (C) and sampling the digital signal at delayed instants (Si), wherein the phasing is carried out in reference to the sampling instants. The phasing includes determining phasing test instants (Pi) which refer to the sampling instants (Si) to verify whether transitions of the digital signal are leading or lagging in phase relative to the phasing test instants. The determination of the phasing test instants is achieved by adding to each sampling instant (Si) a delay Y=kR/2, in which k is a positive whole odd number other than zero and R designates a pulse repetition period of the bits of the digital signal (D). The invention has particular utility in data processing and remote data processing systems, and to telecommunication systems.
20 Citations
44 Claims
- 1. A process for sampling a serial digital signal (D) representative of recurring bits and having transitions, comprising the steps of phasing the digital signal with a clock signal (C) and sampling the digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of the digital signal, said phasing step including determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
-
11. A process for sampling a serial digital signal (D) representative of recurring bits and having transitions, comprising the steps of phasing the digital signal with a clock signal (C) and sampling the digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of the digital signal, said phasing step including determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation and further comprising assigning limit values to delays (Xi) of the delayed sampling instants and, when said limit values are reached, shifting said delayed sampling instants (Si) by one pulse repetition period R of bits of said digital signal, and compensating for said shifting so as to reconstruct all said bits of said digital signal.
- 12. A transmission system (1) comprising an emitter (2) for transmitting a serial digital signal (D) representative of bits recurring at a period (R) and having transitions and a receiver (4) for receiving said serial digital signal, said receiver having an internal clock (5) which generates a clock signal (C), means (10) for phasing said digital signal with said clock signal, and means (20) for sampling said digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of said digital signal, said phasing means including means for determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and means connected to said determining means for comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling means including means connected to said phase comparison means for controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
- 19. An integrated circuit comprising a receiver of a serial digital signal (D) representative of bits recurring at a period (R) and having transitions, said receiver having an internal clock (5) which generates a clock signal (C), means (10) for phasing said digital signal with said clock signal and means (20) for sampling said digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of said digital signal, said phasing means including means for determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal, and said sampling means including means connected to said determining means for comparing said phasing test instants with respective transition occurrences in the digital signal and determining a phase deviation therebetween and means connected to said phase comparison means for controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
-
26. A process for sampling a serial digital signal (D) representative of recurring bits and having transitions, comprising the steps of phasing the digital signal with a clock signal (C) and sampling the digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of the digital signal, said phasing step including determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation and wherein said phasing test instants are delayed from said sampling instants by a complementary delay Y=k'"'"'R/2, wherein k'"'"' is a positive whole odd number other than 0 and R is said period of the recurring bits in said digital signal (D).
-
27. A process for sampling a serial digital signal (D) representative of recurring bits and having transitions, comprising the steps of phasing the digital signal with a clock signal (C) and sampling the digital signal at sampling instants (Si) delayed from said clock signal to have samples (DSi) representative of bits of the digital signal, said phasing step including determining phasing test instants (Pi) delayed from said sampling instants to substantially occur at respective possible transitions of the digital signal and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation and wherein said step of determining said phasing test instants includes generating a reference signal referring to said sampling instants and said comparing step includes comparing said reference signal with said digital signal.
- 28. A process for sampling a serial digital signal (D) representative of bits recurring at a period (R), comprising the steps of phasing the digital signal with a clock signal (C) having a period (T) which corresponds to a number of periods of the recurring bits in the digital signal, and sampling the digital signal at sampling instants (Si) to have samples (DSi) representative of the bits of the digital signal, said sampling instants being delayed from said clock signal by a delay Xi=kR/2+iR, where k is a positive whole odd number other than 0 and i is 0 and/or a positive whole number having a maximal value corresponding to said number of bit periods in said clock period less one, said phasing step including determining phasing test instants (Pi) to substantially occur at respective possible transitions of the digital signal, said phasing test instants being delayed from said sampling instants by a complementary delay Y=k'"'"'R/2, where k'"'"' is a positive whole odd number other than 0, and comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling step including controlling said sampling instants to be delayed in accordance with said phase deviation.
- 31. A transmission system (1) comprising an emitter (2) for transmitting a serial digital signal (D) representative of bits recurring at a period (R) and having transitions and a receiver (4) for receiving said serial digital signal, said receiver having an internal clock signal (C) having a period (T) which corresponds to a number of periods of the recurring bits in the digital signal, means (10) for phasing said digital signal with said clock signal and means (20) for sampling said digital signal at sampling instants (Si) to have samples (DSi) representative of the bits of the digital signal, said sampling instants being delayed from said clock signal by a delay Xi=kR/2+iR, where k is a positive whole odd number other than 0 and i is 0 and/or a positive whole number having a maximal value corresponding to said number of bit periods in said clock period less one, said phasing step including means for determining phasing test instants (Pi) to substantially occur at respective possible transitions of the digital signal, said phasing test instants being delayed from said sampling instants by a complementary delay Y=k'"'"'R/2, where k'"'"' is a positive whole odd number other than 0, and means connected to said determining means for comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling means including means connected to said phase comparison means for controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
- 38. An integrated circuit comprising a receiver (4) for receiving a serial digital signal (D) representative of bits recurring at a period (R) and having transitions, said receiver having an internal clock signal (C) having a period (T) which corresponds to a number of periods of the recurring bits in the digital signal, means (10) for phasing said digital signal with said clock signal and means (20) for sampling said digital signal at sampling instants (Si) to have samples (DSi) representative of the bits of the digital signal, said sampling instants being delayed from said clock signal by a delay Xi=kR/2+iR, where k is a positive whole odd number other than 0 and i is 0 and/or a positive whole number having a maximal value corresponding to said number of bit periods in said clock period less one, said phasing step including means for determining phasing test instants (Pi) to substantially occur at respective possible transitions of the digital signal, said phasing test instants being delayed from said sampling instants by a complementary delay Y=k'"'"'R/2, where k'"'"' is a positive whole odd number other than 0, and means connected to said determining means for comparing said phasing test instants with respective transition occurrences in the digital signal to determine a phase deviation therebetween, and said sampling means including means connected to said phase comparison means for controlling said sampling instants to be delayed from said clock signal in accordance with said phase deviation.
Specification